|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 292 occurrences of 241 keywords
|
|
|
Results
Found 1515 publication records. Showing 1375 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
18 | Yuanyuan Yang 0001 |
A New Conference Network for Group Communication. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 51(9), pp. 995-1010, 2002. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
conference networks, point-to-point connections, many-to-many connections, routing, multicast, group communication, telecommunication, real-time applications, collaborative applications, multistage networks, all-to-all communication, self-routing, telephony, Conferencing |
18 | Nathan Segerlind, Samuel R. Buss, Russell Impagliazzo |
A Switching Lemma for Small Restrictions and Lower Bounds for k - DNF Resolution. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FOCS ![In: 43rd Symposium on Foundations of Computer Science (FOCS 2002), 16-19 November 2002, Vancouver, BC, Canada, Proceedings, pp. 604-, 2002, IEEE Computer Society, 0-7695-1822-2. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
18 | Yuanyuan Yang 0001, Jianchao Wang |
A Class of Multistage Conference Switching Networks for Group Communication. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICPP ![In: 31st International Conference on Parallel Processing (ICPP 2002), 20-23 August 2002, Vancouver, BC, Canada, pp. 73-80, 2002, IEEE Computer Society, 0-7695-1677-7. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
18 | Frederic Green |
The Correlation Between Parity and Quadratic Polynomials Mod 3. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCC ![In: Proceedings of the 17th Annual IEEE Conference on Computational Complexity, Montréal, Québec, Canada, May 21-24, 2002, pp. 65-72, 2002, IEEE Computer Society, 0-7695-1468-5. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
18 | Yuanyuan Yang 0001 |
A New Conference Network for Group Communication. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICPP ![In: Proceedings of the 2001 International Conference on Parallel Processing, ICPP 2002, 3-7 September 2001, Valencia, Spain, pp. 141-148, 2001, IEEE Computer Society, 0-7695-1257-7. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
18 | Ketan Mulmuley, Pradyut Shah |
A Lower Bound for the Shortest Path Problem. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCC ![In: Proceedings of the 15th Annual IEEE Conference on Computational Complexity, Florence, Italy, July 4-7, 2000, pp. 14-21, 2000, IEEE Computer Society, 0-7695-0674-7. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
parallel, lower bound, shortest path problem |
18 | Alessandro Bogliolo, Luca Benini, Giovanni De Micheli, Bruno Riccò |
Gate-level power and current simulation of CMOS integrated circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 5(4), pp. 473-488, 1997. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
18 | Philip D. MacKenzie, Vijaya Ramachandran |
ERCW PRAMs and Optical Communication. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Euro-Par, Vol. II ![In: Euro-Par '96 Parallel Processing, Second International Euro-Par Conference, Lyon, France, August 26-29, 1996, Proceedings, Volume II, pp. 293-302, 1996, Springer, 3-540-61627-6. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
18 | V. Vinay |
Hierarchies of Circuit Classes that are Closed under Complement. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCC ![In: Proceedings of the Eleveth Annual IEEE Conference on Computational Complexity, Philadelphia, Pennsylvania, USA, May 24-27, 1996, pp. 108-117, 1996, IEEE Computer Society, 0-8186-7386-9. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
Circuits, Complexity Theory, Complementation |
18 | Cristina Versino, Luca Maria Gambardella |
Learning the Visuomotor Coordination of a Mobile Robot by Using the Invertible Kohonen Map. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IWANN ![In: From Natural to Artificial Neural Computation, International Workshop on Artificial Neural Networks, IWANN '95, Malaga-Torremolinos, Spain, June 7-9, 1995, Proceedings, pp. 1084-1091, 1995, Springer, 3-540-59497-3. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
18 | Valeriu Beiu, John G. Taylor |
Optimal Mapping of Neural Networks onto FPGA's - A New Constructive Algorithm -. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IWANN ![In: From Natural to Artificial Neural Computation, International Workshop on Artificial Neural Networks, IWANN '95, Malaga-Torremolinos, Spain, June 7-9, 1995, Proceedings, pp. 822-829, 1995, Springer, 3-540-59497-3. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
18 | Sandip Kundu, Sudhakar M. Reddy, Niraj K. Jha |
Design of robustly testable combinational logic circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 10(8), pp. 1036-1048, 1991. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
18 | Brian D. Lee, Vojin G. Oklobdzija |
Improved CLA scheme with optimized delay. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. VLSI Signal Process. ![In: J. VLSI Signal Process. 3(4), pp. 265-274, 1991. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
18 | Miklos Santha, Christopher B. Wilson |
Polynomial Size Constant Depth Circuits with a Limited Number of Negations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
STACS ![In: STACS 91, 8th Annual Symposium on Theoretical Aspects of Computer Science, Hamburg, Germany, February 14-16, 1991, Proceedings, pp. 228-237, 1991, Springer, 3-540-53709-0. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
18 | Inga Niepel, Peter Rossmanith |
Uniform Circuits and Exclusive Read PRAMs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FSTTCS ![In: Foundations of Software Technology and Theoretical Computer Science, 11th Conference, New Delhi, India, December 17-19, 1991, Proceedings, pp. 307-318, 1991, Springer, 3-540-54967-6. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
18 | Ingo Wegener, Norbert Wurm, Sang-Zin Yi |
Symmetric Functions in AC0A Can Be Computed in Constant Depth With Very Small Size. ![Search on Bibsonomy](Pics/bibsonomy.png) |
MFCS ![In: Mathematical Foundations of Computer Science 1990, MFCS'90, Banská Bystrica, Czechoslovakia, August 27-31, 1990, Proceedings, pp. 523-529, 1990, Springer, 3-540-52953-5. The full citation details ...](Pics/full.jpeg) |
1990 |
DBLP DOI BibTeX RDF |
|
18 | Hans-Jörg Mathony, Utz G. Baitinger |
CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 7(3), pp. 346-355, 1988. The full citation details ...](Pics/full.jpeg) |
1988 |
DBLP DOI BibTeX RDF |
|
18 | Vivek Sarkar |
Synchronization using counting semaphores. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICS ![In: Proceedings of the 2nd international conference on Supercomputing, ICS 1988, Saint Malo, France, July 4-8, 1988, pp. 627-637, 1988, ACM, 0-89791-272-1. The full citation details ...](Pics/full.jpeg) |
1988 |
DBLP DOI BibTeX RDF |
|
18 | Tsutomu Sasao |
MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 23rd ACM/IEEE Design Automation Conference. Las Vegas, NV, USA, June, 1986., pp. 86-93, 1986, IEEE Computer Society Press. The full citation details ...](Pics/full.jpeg) |
1986 |
DBLP DOI BibTeX RDF |
|
18 | Stephen S. Yau, Calvin K. Tang |
Universal logic circuits and their modular realizations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AFIPS Spring Joint Computing Conference ![In: American Federation of Information Processing Societies: AFIPS Conference Proceedings: 1968 Spring Joint Computer Conference, Atlantic City, NJ, USA, 30 April - 2 May 1968, pp. 297-305, 1968, Thomson Book Company, Washington D.C., 978-1-4503-7897-0. The full citation details ...](Pics/full.jpeg) |
1968 |
DBLP DOI BibTeX RDF |
|
18 | Kenneth E. Batcher |
Sorting Networks and Their Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AFIPS Spring Joint Computing Conference ![In: American Federation of Information Processing Societies: AFIPS Conference Proceedings: 1968 Spring Joint Computer Conference, Atlantic City, NJ, USA, 30 April - 2 May 1968, pp. 307-314, 1968, Thomson Book Company, Washington D.C., 978-1-4503-7897-0. The full citation details ...](Pics/full.jpeg) |
1968 |
DBLP DOI BibTeX RDF |
|
18 | Richard Beigel, Jun Tarui |
On ACC ![Search on Bibsonomy](Pics/bibsonomy.png) |
FOCS ![In: 32nd Annual Symposium on Foundations of Computer Science, San Juan, Puerto Rico, 1-4 October 1991, pp. 783-792, 1991, IEEE Computer Society, 0-8186-2445-0. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
modulus-amplifying polynomials, ACC, depth-2 probabilistic circuits, symmetric gate, depth-2 deterministic circuits, language, root, fan-in, AND gates, leaves |
18 | A. Yavuz Oruç, Ajai Thirumalai |
A Systematic Design of Cellular Permutation Arrays. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 38(10), pp. 1447-1451, 1989. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
cellular permutation arrays, coset decompositions, permutation cell, coset generator, target network, multiprocessor interconnection networks, network topology, cellular arrays, cost function, propagation delay, fan-out, fan-in |
18 | Martin Charles Golumbic |
Combinatorial Merging. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 25(11), pp. 1164-1167, 1976. The full citation details ...](Pics/full.jpeg) |
1976 |
DBLP DOI BibTeX RDF |
integer weighted nodes, number of internal nodes, r-ary tree, switching circuit theory, weight of the root of the tree, parallel processing, Fan-in |
17 | Binay Sugla, David A. Carlson |
Extreme Area-Time Tradeoffs in VLSI. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 39(2), pp. 251-257, 1990. The full citation details ...](Pics/full.jpeg) |
1990 |
DBLP DOI BibTeX RDF |
bounded fan-in, fan-out prefix computation graphs, area requirements, constant factor reduction, area-time tradeoff, VLSI, lower bounds, digital arithmetic, layout, circuit layout CAD, carry look-ahead adder |
17 | Johan HÃ¥stad, Mikael Goldmann |
On the Power of Small-Depth Threshold Circuits ![Search on Bibsonomy](Pics/bibsonomy.png) |
FOCS ![In: 31st Annual Symposium on Foundations of Computer Science, St. Louis, Missouri, USA, October 22-24, 1990, Volume II, pp. 610-618, 1990, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
1990 |
DBLP DOI BibTeX RDF |
monotone weighted threshold circuit, small-depth threshold circuits, bottom fan-in, AND, OR circuits, functions, monotone functions |
17 | Eric Allender |
A Note on the Power of Threshold Circuits ![Search on Bibsonomy](Pics/bibsonomy.png) |
FOCS ![In: 30th Annual Symposium on Foundations of Computer Science, Research Triangle Park, North Carolina, USA, 30 October - 1 November 1989, pp. 580-584, 1989, IEEE Computer Society, 0-8186-1982-1. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
unbounded-fan-in circuits, depth-three threshold circuits, polynomial hierarchy, threshold circuits, AND gates, OR gates |
14 | Yuqiang Cui, Weiwei Shan, Peng Cao 0002 |
Ultra-low-power one-hot transmission-gate multiplexer (OTG-MUX) scalable into large fan-in circuits in 28 nm CMOS. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 94, pp. 102094, January 2024. The full citation details ...](Pics/full.jpeg) |
2024 |
DBLP DOI BibTeX RDF |
|
14 | Ankur Kumar, Rajendra Kumar Nagaria |
Reduction of variation and leakage in wide fan-in OR Logic domino gate. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 89, pp. 229-240, March 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
14 | Sina Faraji, Florian Kerschbaum |
Trifecta: Faster High-Throughput Three-Party Computation over WAN Using Multi-Fan-In Logic Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Proc. Priv. Enhancing Technol. ![In: Proc. Priv. Enhancing Technol. 2023(4), pp. 224-237, October 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
14 | Sherif M. Sharroush, Emad Badry |
Proposed time-mode wide fan-in NAND and NOR gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Circuit Theory Appl. ![In: Int. J. Circuit Theory Appl. 51(7), pp. 3480-3513, July 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
14 | Libor Caha, Xavier Coiteux-Roy, Robert Koenig |
A colossal advantage: 3D-local noisy shallow quantum circuits defeat unbounded fan-in classical circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2312.09209, 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
14 | Xingyu Jia, Xi Zhang, Kui Guo, Xuehui Li |
Effect of the Radial Velocity Distribution on the Loss Generation of a Contra-Rotating Fan in a Ventilation System. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Entropy ![In: Entropy 25(3), pp. 433, March 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
14 | Vijay Kumar Sharma |
CNTFET Circuit-Based Wide Fan-In Domino Logic for Low Power Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Circuits Syst. Comput. ![In: J. Circuits Syst. Comput. 31(2), pp. 2250036:1-2250036:23, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
14 | Ankur Kumar, Rajendra Kumar Nagaria |
A Novel Method to Control Leakage and Noise in Domino Circuit for Wide Fan-In OR Logic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Circuits Syst. Comput. ![In: J. Circuits Syst. Comput. 31(3), pp. 2250055:1-2250055:29, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
14 | Ji Xu, Ying Sun, Jun Liu 0027, Yi-Ding Wei, Wen-Sheng Zhao, Da-Wei Wang 0003 |
Fabrication and high-frequency characterization of low-cost fan-in/out WLP technology with RDL for 2.5D/3D heterogeneous integration. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microelectron. J. ![In: Microelectron. J. 119, pp. 105332, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
14 | Gaurav Sinha |
Efficient Reconstruction of Depth Three Arithmetic Circuits with Top Fan-In Two. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ITCS ![In: 13th Innovations in Theoretical Computer Science Conference, ITCS 2022, January 31 - February 3, 2022, Berkeley, CA, USA., pp. 118:1-118:33, 2022, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 978-3-95977-217-4. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
14 | Tomoyuki Yamakami |
Nondeterministic Auxiliary Depth-Bounded Storage Automata and Semi-Unbounded Fan-In Cascading Circuits - (Extended Abstract). ![Search on Bibsonomy](Pics/bibsonomy.png) |
COCOON ![In: Computing and Combinatorics - 28th International Conference, COCOON 2022, Shenzhen, China, October 22-24, 2022, Proceedings, pp. 61-69, 2022, Springer, 978-3-031-22104-0. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
14 | Bryce A. Primavera, Jeffrey M. Shainline |
An active dendritic tree can mitigate fan-in limitations in superconducting neurons. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2107.05777, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
14 | Gaurav Sinha |
Efficient reconstruction of depth three circuits with top fan-in two. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/2103.07445, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP BibTeX RDF |
|
14 | Hind Dadoun, Hervé Delingette, Anne-Laure Rousseau, Eric de Kerviler, Nicholas Ayache |
Combining Bayesian And Deep Learning Methods For The Delineation Of The Fan In Ultrasound Images. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISBI ![In: 18th IEEE International Symposium on Biomedical Imaging, ISBI 2021, Nice, France, April 13-16, 2021, pp. 743-747, 2021, IEEE, 978-1-6654-1246-9. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
14 | Yuqiang Cui, Chengjun Wu, Ziyu Li, Weiwei Shan |
Energy-Efficient Design of Large Fan-in Dynamic One-hot Multiplexer in 28nm CMOS Technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICTA ![In: 2021 IEEE International Conference on Integrated Circuits, Technologies and Applications, ICTA 2021, Zhuhai, China, November 24-26, 2021, pp. 197-198, 2021, IEEE, 978-1-6654-1745-7. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
14 | Gaurav Sinha |
Efficient reconstruction of depth three circuits with top fan-in two. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Electron. Colloquium Comput. Complex. ![In: Electron. Colloquium Comput. Complex. TR20, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP BibTeX RDF |
|
14 | Tommaso Zanotti, Francesco Maria Puglisi, Paolo Pavan |
Smart Logic-in-Memory Architecture For Ultra-Low Power Large Fan-In Operations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AICAS ![In: 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2020, Genova, Italy, August 31 - September 2, 2020, pp. 31-35, 2020, IEEE, 978-1-7281-4922-6. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
14 | Sandeep Garg, Tarun Kumar Gupta |
Low leakage domino logic circuit for wide fan-in gates using CNTFET. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IET Circuits Devices Syst. ![In: IET Circuits Devices Syst. 13(2), pp. 163-173, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
14 | Adam Bene Watts, Robin Kothari, Luke Schaeffer, Avishay Tal |
Exponential separation between shallow quantum circuits and unbounded fan-in shallow classical circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Electron. Colloquium Comput. Complex. ![In: Electron. Colloquium Comput. Complex. TR19, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP BibTeX RDF |
|
14 | Erica Tena-Sánchez, Antonio J. Acosta 0001 |
Logic minimization and wide fan-in issues in DPL-based cryptocircuits against power analysis attacks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Circuit Theory Appl. ![In: Int. J. Circuit Theory Appl. 47(2), pp. 238-253, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
14 | Alexander S. Kulikov, Vladimir V. Podolskii |
Computing Majority by Constant Depth Majority Circuits with Low Fan-in Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Theory Comput. Syst. ![In: Theory Comput. Syst. 63(5), pp. 956-986, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
14 | Adam Bene Watts, Robin Kothari, Luke Schaeffer, Avishay Tal |
Exponential separation between shallow quantum circuits and unbounded fan-in shallow classical circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1906.08890, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP BibTeX RDF |
|
14 | Adam Bene Watts, Robin Kothari, Luke Schaeffer, Avishay Tal |
Exponential separation between shallow quantum circuits and unbounded fan-in shallow classical circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
STOC ![In: Proceedings of the 51st Annual ACM SIGACT Symposium on Theory of Computing, STOC 2019, Phoenix, AZ, USA, June 23-26, 2019., pp. 515-526, 2019, ACM, 978-1-4503-6705-9. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
14 | Mohammad Asyaei |
A new low-power dynamic circuit for wide fan-in gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 60, pp. 263-271, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
14 | Ankur Kumar, Rajendra Kumar Nagaria |
A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 63, pp. 174-184, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
14 | Vikas Mahor, Manisha Pattanaik |
A State-of-the-Art Current Mirror-Based Reliable Wide Fan-in FinFET Domino OR Gate Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Circuits Syst. Signal Process. ![In: Circuits Syst. Signal Process. 37(2), pp. 475-499, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
14 | Mohammad Asyaei, Farshad Moradi |
A Domino Circuit Technique for Noise-Immune High Fan-In Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Circuits Syst. Comput. ![In: J. Circuits Syst. Comput. 27(10), pp. 1850151:1-1850151:23, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
14 | Thomas Dowrick, Liam McDaid, Stephen Hall |
Fan-in analysis of a leaky integrator circuit using charge transfer synapses. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Neurocomputing ![In: Neurocomputing 314, pp. 78-85, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
14 | Mrinal Kumar 0001 |
On top fan-in vs formal degree for depth-3 arithmetic circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Electron. Colloquium Comput. Complex. ![In: Electron. Colloquium Comput. Complex. TR18, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP BibTeX RDF |
|
14 | Mrinal Kumar 0001 |
On top fan-in vs formal degree for depth-3 arithmetic circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1804.03303, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP BibTeX RDF |
|
14 | Takumi Egawa, Tohru Ishihara, Hidetoshi Onodera, Akihiko Shinya, Shota Kita, Kengo Nozaki, Kenta Takata, Masaya Notomi |
Multi-Level Optimization for Large Fan-In Optical Logic Circuits Using Integrated Nanophotonics. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICRC ![In: 2018 IEEE International Conference on Rebooting Computing, ICRC 2018, McLean, VA, USA, November 7-9, 2018, pp. 1-8, 2018, IEEE, 978-1-5386-9170-0. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
14 | Gleb Posobin |
Computing majority with low-fan-in majority queries. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1711.10176, 2017. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP BibTeX RDF |
|
14 | Christian Engels, B. V. Raghavendra Rao, Karteek Sreenivasaiah |
On \varSigma \wedge \varSigma \wedge \varSigma Circuits: The Role of Middle \varSigma Fan-In, Homogeneity and Bottom Degree. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FCT ![In: Fundamentals of Computation Theory - 21st International Symposium, FCT 2017, Bordeaux, France, September 11-13, 2017, Proceedings, pp. 230-242, 2017, Springer, 978-3-662-55750-1. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
14 | Alexander S. Kulikov, Vladimir V. Podolskii |
Computing Majority by Constant Depth Majority Circuits with Low Fan-in Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
STACS ![In: 34th Symposium on Theoretical Aspects of Computer Science, STACS 2017, March 8-11, 2017, Hannover, Germany, pp. 49:1-49:14, 2017, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 978-3-95977-028-6. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
14 | Mahshid Nasserian, Mohammad Kafi Kangi, Mohammad Maymandi-Nejad, Farshad Moradi |
A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 52, pp. 129-141, 2016. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
14 | Hisanao Akima, Yasuhiro Katayama, Masao Sakuraba, Koji Nakajima, Jordi Madrenas, Shigeo Sato |
CMOS Majority Circuit with Large Fan-In. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEICE Trans. Electron. ![In: IEICE Trans. Electron. 99-C(9), pp. 1056-1064, 2016. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
14 | Alexander S. Kulikov, Vladimir V. Podolskii |
Computing Majority by Constant Depth Majority Circuits with Low Fan-in Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Electron. Colloquium Comput. Complex. ![In: Electron. Colloquium Comput. Complex. TR16, 2016. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP BibTeX RDF |
|
14 | Alexander S. Kulikov, Vladimir V. Podolskii |
Computing Majority by Constant Depth Majority Circuits with Low Fan-in Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1610.02686, 2016. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP BibTeX RDF |
|
14 | Marshall Ball, Dana Dachman-Soled, Mukul Kulkarni, Tal Malkin |
Non-Malleable Codes for Bounded Depth, Bounded Fan-in Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IACR Cryptol. ePrint Arch. ![In: IACR Cryptol. ePrint Arch. 2016, pp. 307, 2016. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP BibTeX RDF |
|
14 | Marshall Ball, Dana Dachman-Soled, Mukul Kulkarni, Tal Malkin |
Non-malleable Codes for Bounded Depth, Bounded Fan-In Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EUROCRYPT (2) ![In: Advances in Cryptology - EUROCRYPT 2016 - 35th Annual International Conference on the Theory and Applications of Cryptographic Techniques, Vienna, Austria, May 8-12, 2016, Proceedings, Part II, pp. 881-908, 2016, Springer, 978-3-662-49895-8. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
14 | Senthilkumar Jayapal, Janani Sainath Sigundey, Yipin Wu, EricT Tsai |
Stack effect and logic restructuring on high Fan-in FinFETs logic gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISIC ![In: International Symposium on Integrated Circuits, ISIC 2016, Singapore, December 12-14, 2016, pp. 1-4, 2016, IEEE, 978-1-4673-9019-4. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
14 | Gaurav Sinha |
Reconstruction of Real Depth-3 Circuits with Top Fan-In 2. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCC ![In: 31st Conference on Computational Complexity, CCC 2016, May 29 to June 1, 2016, Tokyo, Japan, pp. 31:1-31:53, 2016, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 978-3-95977-008-8. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
14 | Mohammad Asyaei |
A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 51, pp. 61-71, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | Vikas Mahor, Manisha Pattanaik |
Low Leakage and Highly Noise Immune FinFET-Based Wide Fan-In Dynamic Logic Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Circuits Syst. Comput. ![In: J. Circuits Syst. Comput. 24(5), pp. 1550073:1-1550073:20, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | Gaurav Sinha |
Reconstruction of Real depth-3 Circuits with top fan-in 2. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1512.01256, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP BibTeX RDF |
|
14 | Vikas Mahor, Manisha Pattanaik |
Novel NBTI Aware Approach for Low Power FinFET Based Wide Fan-In Domino Logic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. Low Power Electron. ![In: J. Low Power Electron. 11(2), pp. 225-235, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | Mrinal Kumar 0001, Shubhangi Saraf |
The Limits of Depth Reduction for Arithmetic Formulas: It's All About the Top Fan-In. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIAM J. Comput. ![In: SIAM J. Comput. 44(6), pp. 1601-1625, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | Chi-Ping Lin, Chuen-Fa Ni, I-Hsian Li, Chih-Heng Lu |
Stochastic delineation of well capture zones in aquifers of Choushui River alluvial fan in central Taiwan. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCST ![In: International Carnahan Conference on Security Technology, ICCST 2015, Taipei, Taiwan, September 21-24, 2015, pp. 427-432, 2015, IEEE, 978-1-4799-8690-3. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | Pavel Hrubes, Anup Rao 0001 |
Circuits with Medium Fan-In. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CCC ![In: 30th Conference on Computational Complexity, CCC 2015, June 17-19, 2015, Portland, Oregon, USA, pp. 381-391, 2015, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 978-3-939897-81-1. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | M. Ohashi, H. Uemura, Katsuhiro Takenaga, S. Matsuo, Hirokazu Kubota, Y. Miyoshi |
Simultaneous measurements of cores in multi-core fibre using OTDR and fan-in/out devices. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communication, ECOC 2015, Valencia, Spain, September 27 - October 1, 2015, pp. 1-3, 2015, IEEE, 978-8-4608-1741-3. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
14 | Pavel Hrubes, Anup Rao 0001 |
Circuits with Medium Fan-In. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Electron. Colloquium Comput. Complex. ![In: Electron. Colloquium Comput. Complex. TR14, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP BibTeX RDF |
|
14 | Fabio Frustaci, Marco Lanuzza, Stefania Perri, Pasquale Corsonello |
Analyzing noise robustness of wide fan-in dynamic logic gates under process variations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Circuit Theory Appl. ![In: Int. J. Circuit Theory Appl. 42(5), pp. 452-467, 2014. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
14 | Alexander N. Tait, Paul R. Prucnal |
Applications of wavelength-fan-in for high-performance distributed processing systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NANOARCH ![In: IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014, Paris, France, July 8-10, 2014, pp. 177-178, 2014, IEEE Computer Society/ACM, 978-1-4799-6383-6. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
14 | Hisanao Akima, Yasuhiro Katayama, Koji Nakajima, Masao Sakuraba, Shigeo Sato |
Majority neuron circuit having large fan-in with non-volatile synaptic weight. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IJCNN ![In: 2014 International Joint Conference on Neural Networks, IJCNN 2014, Beijing, China, July 6-11, 2014, pp. 4266-4271, 2014, IEEE, 978-1-4799-6627-1. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
14 | Antriksh Goswami, Kiran Kumar Pattanaik, Amit Bharadwaj, Sourabh Bharti |
Loss Rate Control Mechanism for Fan-in-burst Traffic in Data Center Network. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ANT/SEIT ![In: Proceedings of the 5th International Conference on Ambient Systems, Networks and Technologies (ANT 2014), the 4th International Conference on Sustainable Energy Information Technology (SEIT-2014), Hasselt, Belgium, June 2-5, 2014, pp. 125-132, 2014, Elsevier. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
14 | Mrinal Kumar 0001, Shubhangi Saraf |
The limits of depth reduction for arithmetic formulas: it's all about the top fan-in. ![Search on Bibsonomy](Pics/bibsonomy.png) |
STOC ![In: Symposium on Theory of Computing, STOC 2014, New York, NY, USA, May 31 - June 03, 2014, pp. 136-145, 2014, ACM, 978-1-4503-2710-7. The full citation details ...](Pics/full.jpeg) |
2014 |
DBLP DOI BibTeX RDF |
|
14 | Ali Peiravi, Mohammad Asyaei |
Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 21(5), pp. 934-943, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
14 | Akira Suzuki, Kei Uchizawa, Xiao Zhou 0001 |
Energy and fan-in of logic circuits computing symmetric Boolean functions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Theor. Comput. Sci. ![In: Theor. Comput. Sci. 505, pp. 74-80, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
14 | Mrinal Kumar 0001, Shubhangi Saraf |
The Limits of Depth Reduction for Arithmetic Formulas: It's all about the top fan-in. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Electron. Colloquium Comput. Complex. ![In: Electron. Colloquium Comput. Complex. TR13, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
14 | Mrinal Kumar 0001, Shubhangi Saraf |
The Limits of Depth Reduction for Arithmetic Formulas: It's all about the top fan-in. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1311.6716, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP BibTeX RDF |
|
14 | Viswanath Annampedu, Meghanad D. Wagh |
Decomposition of threshold functions into bounded fan-in threshold functions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Inf. Comput. ![In: Inf. Comput. 227, pp. 84-101, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
14 | Zohar Shay Karnin, Partha Mukhopadhyay, Amir Shpilka, Ilya Volkovich |
Deterministic Identity Testing of Depth-4 Multilinear Circuits with Bounded Top Fan-in. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIAM J. Comput. ![In: SIAM J. Comput. 42(6), pp. 2114-2131, 2013. The full citation details ...](Pics/full.jpeg) |
2013 |
DBLP DOI BibTeX RDF |
|
14 | Ali Peiravi, Mohammad Asyaei |
Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 45(1), pp. 22-32, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
14 | Rahul Singh, Gi-Moon Hong, Mino Kim, Jihwan Park, Woo-Yeol Shin, Suhwan Kim |
Static-switching pulse domino: A switching-aware design technique for wide fan-in dynamic multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 45(3), pp. 253-262, 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
14 | Vikas Mahor, Akanksha Chouhan, Manisha Pattanaik |
A Process Variation Tolerant Low Contention Keeper Design for Wide Fan-In Dynamic OR Gate. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISED ![In: International Symposium on Electronic System Design, ISEDs 2012, Kolkata, India, December 19-22, 2012, pp. 151-153, 2012, IEEE, 978-1-4673-4704-4. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
14 | Ankit Gupta 0001, Neeraj Kayal, Satyanarayana V. Lokam |
Reconstruction of depth-4 multilinear circuits with top fan-in 2. ![Search on Bibsonomy](Pics/bibsonomy.png) |
STOC ![In: Proceedings of the 44th Symposium on Theory of Computing Conference, STOC 2012, New York, NY, USA, May 19 - 22, 2012, pp. 625-642, 2012, ACM, 978-1-4503-1245-5. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
14 | Zohar Shay Karnin, Amir Shpilka |
Black box polynomial identity testing of generalized depth-3 arithmetic circuits with bounded top fan-in. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Comb. ![In: Comb. 31(3), pp. 333-364, 2011. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
14 | Chung-Hsun Huang, Tzung-Lin Wu, Yi-Ming Wang |
Adaptive Pseudo Dual Keeper for Wide Fan-In Dynamic Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 58-II(10), pp. 672-676, 2011. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
14 | Hassan Mostafa, Mohab Anis, Mohamed I. Elmasry |
Novel Timing Yield Improvement Circuits for High-Performance Low-Power Wide Fan-In Dynamic OR Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 58-I(8), pp. 1785-1797, 2011. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
14 | Ye Yao, Wenming Zhang, BoQiang Shi, CaiZheng Wang |
Experiment and simulation research of engine cooling fan in dump truck. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EMEIT ![In: International Conference on Electronic and Mechanical Engineering and Information Technology, EMEIT 2011, Harbin, Heilongjiang, China, 12-14 August, 2011, pp. 742-745, 2011, IEEE, 978-1-61284-087-1. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
14 | Akira Suzuki, Kei Uchizawa, Xiao Zhou 0001 |
Energy and Fan-In of Threshold Circuits Computing Mod Functions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
TAMC ![In: Theory and Applications of Models of Computation - 8th Annual Conference, TAMC 2011, Tokyo, Japan, May 23-25, 2011. Proceedings, pp. 154-163, 2011, Springer, 978-3-642-20876-8. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
14 | Rahul Singh, Jae-Cheol Son, Ukrae Cho, Gunok Jung, Min-Su Kim, Hyoungwook Lee, Suhwan Kim |
A static-switching pulse domino technique for statistical power reduction of wide fan-in dynamic gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Great Lakes Symposium on VLSI ![In: Proceedings of the 21st ACM Great Lakes Symposium on VLSI 2010, Lausanne, Switzerland, May 2-6, 2011, pp. 127-132, 2011, ACM, 978-1-4503-0667-6. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
14 | William Matthews |
A satisfiability algorithm for constant depth boolean circuits with unbounded fan-in gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
2011 |
RDF |
|
Displaying result #101 - #200 of 1375 (100 per page; Change: ) Pages: [ <<][ 1][ 2][ 3][ 4][ 5][ 6][ 7][ 8][ 9][ 10][ 11][ >>] |
|