|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 1714 occurrences of 747 keywords
|
|
|
Results
Found 4157 publication records. Showing 4157 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
27 | Michele Favalli, Marcello Dalpasso |
High Quality Test Vectors for Bridging Faults in the Presence of IC's Parameters Variations. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Masoud Hashempour, Zahra Mashreghian Arani, Fabrizio Lombardi |
Error Tolerance of DNA Self-Healing Assemblies by Puncturing. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Hiroshi Takahashi, Yoshinobu Higami, Toru Kikkawa, Takashi Aikyo, Yuzo Takamatsu, Hiroyuki Yotsuyanagi, Masaki Hashizume |
Test Generation and Diagnostic Test Generation for Open Faults with Considering Adjacent Lines. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Mehdi Kamal, Somayyeh Koohi, Shaahin Hessabi |
Empirical Analysis of the Dependence of Test Power, Delay, Energy and Fault Coverage on the Architecture of LFSR-Based TPGs. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Ilya Levin, Benjamin Abramov, Vladimir Ostrovsky |
Reduction of Fault Latency in Sequential Circuits by using Decomposition. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Cristiana Bolchini, Antonio Miele, Marco D. Santambrogio |
TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Michele Favalli |
Delay Fault Detection Problems in Circuits Featuring a Low Combinational Depth. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Swapnil Bahl |
A Sharable Built-in Self-Repair for Semiconductor Memories with 2-D Redundancy Schema. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Laura Frigerio, Fabio Salice |
RAM-Based Fault Tolerant State Machines for FPGAs. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Jing Huang 0001, Xiaojun Ma, Cecilia Metra, Fabrizio Lombardi |
Testing Reversible One-Dimensional QCA Arrays for Multiple Faults. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Erik Schüler, Adão Antônio de Souza Jr., Luigi Carro |
Spare Parts in Analog Circuits: A Filter Example. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Helia Naeimi, André DeHon |
Fault Secure Encoder and Decoder for Memory Applications. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Stelios Neophytou, Maria K. Michael |
Hierarchical Fault Compatibility Identification for Test Generation with a Small Number of Specified Bits. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Marco Ottavi, Hamidreza Hashempour, Vamsi Vankamamidi, Faizal Karim, Konrad Walus, André Ivanov |
On the Error Effects of Random Clock Shifts in Quantum-Dot Cellular Automata Circuits. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Mojtaba Valinataj, Saeed Safari |
Fault Tolerant Arithmetic Operations with Multiple Error Detection and Correction. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Weidong Kuang, Casto Manuel Ibarra, Peiyi Zhao |
Soft Error Hardening for Asynchronous Circuits. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Abhijit Jas, Srinivas Patil |
Analysis of Specified Bit Handling Capability of Combinational Expander Networks. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Andrea Manuzzato, Paolo Rech, Simone Gerardin, Alessandro Paccagnella, Luca Sterpone, Massimo Violante |
Sensitivity Evaluation of TMR-Hardened Circuits to Multiple SEUs Induced by Alpha Particles in Commercial SRAM-Based FPGAs. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Jozsef Dudas, Michelle L. La Haye, Jenny Leung, Glenn H. Chapman |
A Fault-Tolerant Active Pixel Sensor to Correct In-Field Hot Pixel Defects. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Ravi Bonam, Yong-Bin Kim, Minsu Choi |
Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Irith Pomeranz, Sudhakar M. Reddy |
Semi-Concurrent On-Line Testing of Transition Faults Through Output Response Comparison of Identical Circuits. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Avijit Dutta, Nur A. Touba |
Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Michele Portolan, Régis Leveugle |
Effective Checkpoint and Rollback Using Hardware/OS Collaboration. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Salvatore Pontarelli, Luca Sterpone, Gian Carlo Cardarilli, Marco Re, Matteo Sonza Reorda, Adelio Salsano, Massimo Violante |
Optimization of Self Checking FIR filters by means of Fault Injection Analysis. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Jenny Leung, Jozsef Dudas, Glenn H. Chapman, Israel Koren, Zahava Koren |
Quantitative Analysis of In-Field Defects in Image Sensor Arrays. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Martin Straka, Jiri Tobola, Zdenek Kotásek |
Checker Design for On-line Testing of Xilinx FPGA Communication Protocols. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Jorge Luis Lagos-Benites, Davide Appello, Paolo Bernardi, Michelangelo Grosso, Danilo Ravotto, Edgar E. Sánchez, Matteo Sonza Reorda |
An Effective Approach for the Diagnosis of Transition-Delay Faults in SoCs, based on SBST and Scan Chains. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Takashi Aikyo, Hiroshi Takahashi, Yoshinobu Higami, Junichi Ootsu, Kyohei Ono, Yuzo Takamatsu |
Timing-Aware Diagnosis for Small Delay Defects. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Rani S. Ghaida, Payman Zarkesh-Ha |
Estimation of Electromigration-Aggravating Narrow Interconnects Using a Layout Sensitivity Model. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Piotr Zajac, Jacques Henri Collet |
Production Yield and Self-Configuration in the Future Massively Defective Nanochips. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Anjela Yu. Matrosova, Ekaterina Loukovnikova, Sergei Ostanin, Alexandra Zinchuk, Ekaterina Nikolaeva |
Test Generation for Single and Multiple Stuck-at Faults of a Combinational Circuit Designed by Covering Shared ROBDD with CLBs. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Yoon-Hwa Choi, Myeong-Hyeon Lee |
A Defect-Tolerant Molecular-Based Memory Architecture. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Abderrahim Doumar, Kentaroh Katoh, Hideo Ito |
Fault Tolerant SoC Architecture Design for JPEG2000 Using Partial Reconfigurability. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Paolo Maistri, Pierre Vanhauwaert, Régis Leveugle |
Evaluation of Register-Level Protection Techniques for the Advanced Encryption Standard by Multi-Level Fault Injections. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele, Donatella Sciuto |
A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Francesco Regazzoni 0001, Thomas Eisenbarth 0001, Johann Großschädl, Luca Breveglieri, Paolo Ienne, Israel Koren, Christof Paar |
Power Attacks Resistance of Cryptographic S-Boxes with Added Error Detection Circuits. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Timothy J. Dysart, Peter M. Kogge |
Probabilistic Analysis of a Molecular Quantum-Dot Cellular Automata Adder. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Mario García-Valderas, Raúl Fernández Cardenal, Celia López-Ongil, Marta Portela-García, Luis Entrena |
SET Emulation Under a Quantized Delay Model. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | George Xenoulis, Mihalis Psarakis, Dimitris Gizopoulos, Antonis M. Paschalis |
On-Line Periodic Self-Testing of High-Speed Floating-Point Units in Microprocessors. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Waleed K. Al-Assadi, Sindhu Kakarla |
Testing of Asynchronous NULL Conventional Logic (NCL) Circuits in Synchronous-Based Design. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Takashi Ikeda, Kazuteru Namba, Hideo Ito |
Soft Error Hardened Latch Scheme for Enhanced Scan Based Delay Fault Testing. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Masaru Fukushi, Susumu Horiguchi, Luke Demoracski, Fabrizio Lombardi |
A Scalable Framework for Defect Isolation of DNA Self-assemlbled Networks. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Costas Argyrides, Hamid R. Zarandi, Dhiraj K. Pradhan |
Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Hossein Asadi 0001, Mehdi Baradaran Tahoori, Chandra Tirumurti |
Estimating Error Propagation Probabilities with Bounded Variances. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Riccardo Mariani, Peter Fuhrmann |
Comparing fail-safe microcontroller architectures in light of IEC 61508. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Mahmut Yilmaz, Albert Meixner, Sule Ozev, Daniel J. Sorin |
Lazy Error Detection for Microprocessor Functional Units. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Mandar V. Joshi, Waleed Al-Assadi |
Nanofabric PLA architecture with Redundancy Enhancement. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Michelangelo Grosso, Maurizio Rebaudengo, Matteo Sonza Reorda |
Safety Evaluation of NanoFabrics. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | Armin Alaghi, Naghmeh Karimi, Mahshid Sedghi, Zainalabedin Navabi |
Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Mode. |
DFT |
2007 |
DBLP DOI BibTeX RDF |
|
27 | |
21th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2006), 4-6 October 2006, Arlington, Virginia, USA |
DFT |
2006 |
DBLP BibTeX RDF |
|
27 | Valeriu Beiu, Walid Ibrahim, Y. A. Alkhawwar, Mawahib H. Sulieman |
Gate Failures Effectively Shape Multiplexing. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Ondrej Novák, Zdenek Plíva, Jiri Jenícek, Zbynek Mader, Michal Jarkovský |
Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Yu-Jen Huang, Da-Ming Chang, Jin-Fu Li 0001 |
A Built-In Redundancy-Analysis Scheme for Self-Repairable RAMs with Two-Level Redundancy. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Maurizio Rebaudengo, Luca Sterpone, Massimo Violante, Cristiana Bolchini, Antonio Miele, Donatella Sciuto |
Combined software and hardware techniques for the design of reliable IP processors. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Hangkyu Lee, Suriyaprakash Natarajan, Srinivas Patil, Irith Pomeranz |
Selecting High-Quality Delay Tests for Manufacturing Test and Debug. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Abhijit Jas, Yi-Shing Chang, Sreejit Chakravarty |
An Approach to Minimizing Functional Constraints. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Tian Xia, Stephen Wyatt, Rupert Ho |
Employing On-Chip Jitter Test Circuit for Phase Locked Loop Self-Calibration. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Avijit Dutta, Nur A. Touba |
Synthesis of Efficient Linear Test Pattern Generators. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | André V. Fidalgo, Gustavo R. Alves, José M. Ferreira 0001 |
Real Time Fault Injection Using Enhanced OCD -- A Performance Analysis. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Ilia Polian, Bernd Becker 0001, Masato Nakasato, Satoshi Ohtake, Hideo Fujiwara |
Low-Cost Hardening of Image Processing Applications Against Soft Errors. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Di Mu, Tian Xia, Hao Zheng 0001 |
Data Dependent Jitter Characterization Based on Fourier Analysis. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Akhil Garg 0001, Prashant Dubey |
Fuse Area Reduction based on Quantitative Yield Analysis and Effective Chip Cost. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
Compression and Yield, Memory, Repair, Fuse |
27 | Partha Pratim Pande, Amlan Ganguly, Brett Feero, Benjamin Belzer, Cristian Grecu |
Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Minsu Choi, Myungsu Choi, Zachary D. Patitz, Nohpill Park |
Efficient and Robust Delay-Insensitive QCA (Quantum-Dot Cellular Automata) Design. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Hiroshi Takahashi, Shuhei Kadoyama, Yoshinobu Higami, Yuzo Takamatsu, Koji Yamazaki, Takashi Aikyo, Yasuo Sato |
Effective Post-BIST Fault Diagnosis for Multiple Faults. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Fengming Zhang, Warren Necoechea, Peter Reiter, Yong-Bin Kim, Fabrizio Lombardi |
Load Board Designs Using Compound Dot Technique and Phase Detector for Hierarchical ATE Calibrations. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Krishnendu Chakrabarty |
Reconfiguration-Based Defect Tolerance for Microfluidic Biochips. |
DFT |
2006 |
DBLP BibTeX RDF |
|
27 | Hiroyuki Ohde, Haruhiko Kaneko, Eiji Fujiwara |
Low-Density Triple-Erasure Correcting Codes for Dependable Distributed Storage Systems. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Ramyanshu Datta, Jacob A. Abraham, Abdulkadir Utku Diril, Abhijit Chatterjee, Kevin J. Nowka |
Adaptive Design for Performance-Optimized Robustness. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Byunghyun Jang, Yong-Bin Kim, Fabrizio Lombardi |
Error Tolerance of DNA Self-Assembly by Monomer Concentration Control. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Jozsef Dudas, Cory Jung, Linda Wu, Glenn H. Chapman, Israel Koren, Zahava Koren |
On-Line Mapping of In-Field Defects in Image Sensor Arrays. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Hamidreza Hashempour, Fabrizio Lombardi |
A Novel Methodology for Functional Test Data Compression. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Sverre Wichlund, Frank Berntsen, Einar J. Aas |
Reducing ATE Bandwidth and memory requirements: A diagnosis friendly scan test response compactor. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Xiaojun Ma, Jing Huang 0001, Cecilia Metra, Fabrizio Lombardi |
Testing Reversible 1D Arrays for Molecular QCA. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
emerging technologies, Reversible computing, QCA |
27 | Sanghoan Chang, Gwan Choi |
Timing Failure Analysis of Commercial CPUs Under Operating Stress. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Sandeep Dechu, Manoj Kumar Goparaju, Spyros Tragoudas |
A Metric of Tolerance for the Manufacturing Defects of Threshold Logic Gates. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Chuen-Song Chen, Jien-Chung Lo, Tian Xia |
Equivalent IDDQ Tests for Systems with Regulated Power Supply. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Markus Ferringer, Gottfried Fuchs, Andreas Steininger, Gerald Kempf |
VLSI Implementation of a Fault-Tolerant Distributed Clock Generation. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Carlos Arthur Lang Lisbôa, Luigi Carro, Matteo Sonza Reorda, Massimo Violante |
Online hardening of programs against SEUs and SETs. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Narendra Devta-Prasanna, Arun Gunda, P. Krishnamurthy, Sudhakar M. Reddy, Irith Pomeranz |
Test Generation for Open Defects in CMOS Circuits. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Zhiyuan He 0002, Zebo Peng, Petru Eles, Paul M. Rosinger, Bashir M. Al-Hashimi |
Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Mehran Mozaffari Kermani, Arash Reyhani-Masoleh |
Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Kristian Granhaug, Snorre Aunet |
Improving Yield and Defect Tolerance in Multifunction Subthreshold CMOS Gates. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Vijay K. Jain, Glenn H. Chapman |
Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
3D Heterogeneous sensor, redundancy and reconfiguration, energy economization, heterogeneous SOC, J-platform, defect tolerance |
27 | Álisson Michels, Lorenzo Petroli, Carlos Arthur Lang Lisbôa, Fernanda Gusmão de Lima Kastensmidt, Luigi Carro |
SET Fault Tolerant Combinational Circuits Based on Majority Logic. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Geewhun Seok, Il-soo Lee, Tony Ambler, Baxter F. Womack |
An Efficient Scan Chain Partitioning Scheme with Reduction of Test Data under Routing Constraint. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Michelle L. La Haye, Cory Jung, David Chen, Glenn H. Chapman, Jozsef Dudas |
Fault Tolerant Active Pixel Sensors in 0.18 and 0.35 Micron Technologies. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Ying-Yen Chen, Jing-Jia Liou |
Enhancing Diagnosis Resolution For Delay Faults By Path Extension Method. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Xiaojun Ma, Fabrizio Lombardi |
Multi-Site and Multi-Probe Substrate Testing on an ATE. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
substrate testing, multi-probe, ATE, MCM, manufacturing test, multi-site |
27 | Xingguo Xiong, Yu-Liang Wu, Wen-Ben Jone |
Reliability Analysis of Self-Repairable MEMS Accelerometer. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Salvatore Pontarelli, Marco Ottavi, Vamsi Vankamamidi, Adelio Salsano, Fabrizio Lombardi |
Reliability Evaluation of Repairable/Reconfigurable FPGAs. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Ajoy Kumar Palit, Kishore K. Duganapalli, Walter Anheier |
Influence of Resistive Bridging Fault on Crosstalk Coupling Effects in On-Chip Aggressor-Victim Interconnects. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
defective interconnects, defect’s severity, fault model, crosstalk, bridging fault |
27 | Yukiya Miura, Jiro Kato |
Fault Diagnosis of Analog Circuits Based on Adaptive Test and Output Characteristics. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Yoichi Sasaki 0001, Kazuteru Namba, Hideo Ito |
Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Nandakumar P. Venugopal, Nihal Shastry, Shambhu J. Upadhyaya |
Effect of Process Variation on the Performance of Phase Frequency Detector. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
Phase Frequency Detector (PFD), NFET, PFET, process variation, Monte Carlo simulation, Jitter, Phase noise |
27 | Gang Zeng, Youhua Shi, Toshinori Takabatake, Masao Yanagisawa, Hideo Ito |
Low-Cost IP Core Test Using Multiple-Mode Loading Scan Chain and Scan Chain Clusters. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Christian El Salloum, Andreas Steininger, Peter Tummeltshammer, Werner Harter |
Recovery Mechanisms for Dual Core Architectures. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | David F. Heidel |
Single-Event-Upset Trends in Advanced CMOS Technologies. |
DFT |
2006 |
DBLP BibTeX RDF |
|
27 | Joonhyuk Yoo, Manoj Franklin |
The Filter Checker: An Active Verification Management Approach. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
27 | Lei Fang 0002, Michael S. Hsiao |
Bilateral Testing of Nano-scale Fault-tolerant Circuits. |
DFT |
2006 |
DBLP DOI BibTeX RDF |
|
|
|