|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 304 occurrences of 225 keywords
|
|
|
Results
Found 399 publication records. Showing 399 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
79 | Mehran Dowlatshahi, S. K. De |
A Numerical Method for Performance Analysis of ATM Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
LCN ![In: 22nd IEEE Conference on Local Computer Networks (LCN '97), 2-5 November 1997, Minneapolis, Minnesota, USA, Proceedings, pp. 36-41, 1997, IEEE Computer Society, 0-8186-8141-1. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
numerical analysis method, performance analysis of ATM multiplexers, on-off bursty traffic, periodic traffic |
78 | Cheng-Shang Chang, Duan-Shin Lee, Chao-Kai Tu |
Recursive construction of FIFO optical multiplexers with switched delay lines. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Inf. Theory ![In: IEEE Trans. Inf. Theory 50(12), pp. 3221-3233, 2004. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
70 | Paul Metzgen, Dominic Nancekievill |
Multiplexer restructuring for FPGA implementation cost reduction. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 42nd Design Automation Conference, DAC 2005, San Diego, CA, USA, June 13-17, 2005, pp. 421-426, 2005, ACM, 1-59593-058-2. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
busses, recoding, FPGA, synthesis, multiplexers, restructuring, logic optimization |
58 | Keshab K. Parhi |
Low-energy CSMT carry generators and binary adders. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 7(4), pp. 450-462, 1999. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
55 | Jay Cheng |
Constructions of Optical 2-to-1 FIFO Multiplexers With a Limited Number of Recirculations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Inf. Theory ![In: IEEE Trans. Inf. Theory 54(9), pp. 4040-4052, 2008. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
55 | Emilia Sipos, Lelia Festila, Gabriel Oltean |
Towards Reconfigurable Circuits Based on Ternary Controlled Analog Multiplexers/Demultiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
KES (3) ![In: Knowledge-Based Intelligent Information and Engineering Systems, 12th International Conference, KES 2008, Zagreb, Croatia, September 3-5, 2008, Proceedings, Part III, pp. 351-359, 2008, Springer, 978-3-540-85566-8. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
Analog multiplexer, reconfigurable circuit, transmission gate, CMOS transistors, SUS-LOC |
55 | Ming-Bo Lin |
On the design of fast large fan-in CMOS multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(8), pp. 963-967, 2000. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
46 | Kenshu Seto, Yuta Nonaka, Takuya Maruizumi, Yasuhiro Shiraki |
SAT-based resource binding for reducing critical path delays. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPL ![In: FPL 2008, International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, 8-10 September 2008, pp. 507-510, 2008, IEEE, 978-1-4244-1961-6. The full citation details ...](Pics/full.jpeg) |
2008 |
DBLP DOI BibTeX RDF |
|
44 | Dmitri Botvich, Nick G. Duffield |
Large deviations, the shape of the loss curve, and economies of scale in large multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Queueing Syst. Theory Appl. ![In: Queueing Syst. Theory Appl. 20(3-4), pp. 293-320, 1995. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
scaling limits, heterogeneous superpositions, Large deviations, ATM multiplexers |
44 | Glen G. Langdon Jr. |
A Decomposition Chart Technique to Aid in Realizations with Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 27(2), pp. 157-159, 1978. The full citation details ...](Pics/full.jpeg) |
1978 |
DBLP DOI BibTeX RDF |
Shannon's expansion, decomposition theory, residue functions, Combinational circuits, multiplexers, realization |
44 | Massimo Alioto, Gaetano Palumbo |
Design of Fast Large Fan-In CMOS Multiplexers Accounting for Interconnects. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA, pp. 3255-3258, 2007, IEEE, 1-4244-0920-9. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
44 | Cheng-Shang Chang, Duan-Shin Lee, Chao-Kai Tu |
Using switched delay lines for exact emulation of FIFO multiplexers with variable length bursts. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Sel. Areas Commun. ![In: IEEE J. Sel. Areas Commun. 24(S-4), pp. 108-117, 2006. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
44 | Ioanis Nikolaidis, Richard Fujimoto, C. Anthony Cooper |
Time-Parallel Simulation of Cascaded Statistical Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIGMETRICS ![In: Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, Vanderbilt University, Nashville, Tennessee, USA, May 16-20, 1994, pp. 231-240, 1994, ACM, 0-89791-659-X. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
41 | Dipak Kumar Kole, Jhuma Dutta, Arpita Kundu, Suravi Chatterjee, Suravi Agarwal, Tanushri Kisku |
Generalized construction of quantum multiplexers and de-multiplexers using a proposed novel algorithm based on universal Fredkin gate. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISED ![In: Sixth International Symposium on Embedded Computing and System Design, ISED 2016, Patna, India, December 15-17, 2016, pp. 82-86, 2016, IEEE, 978-1-5090-2541-1. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
35 | X. Song, Mustafa K. Mehmet Ali |
A Performance Analysis of Tandem Networks with Markovian Sources. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ITC ![In: Managing Traffic Performance in Converged Networks, 20th International Teletraffic Congress, ITC20 2007, Ottawa, Canada, June 17-21, 2007, Proceedings, pp. 731-742, 2007, Springer, 978-3-540-72989-1. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
Tandem networks, Markovian sources, PGF, multiplexers, variance, mean, queue length, packet delay |
35 | C. P. Ravikumar, Gurjeet S. Saund, Nidhi Agrawal |
A STAFAN-like functional testability measure for register-level circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Asian Test Symposium ![In: 4th Asian Test Symposium (ATS '95), November 23-24, 1995. Bangalore, India, pp. 192-198, 1995, IEEE Computer Society, 0-8186-7129-7. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
functional testability measure, register-level circuits, testability analysis programs, SCOAP, gate-level digital circuits, testability-driven synthesis, busses, F-STAFAN, Sun/SPARC workstation, performance evaluation, fault diagnosis, logic testing, high-level synthesis, statistical analysis, design for testability, fault simulation, fault coverage, circuit analysis computing, adders, multipliers, multiplexers, digital circuit, shift registers, logic gates, reliability theory, stuck-at fault model |
35 | Verna J. Friesen, Johnny W. Wong |
A case study in local area migration to ATM. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCCN ![In: Proceedings of the 4th International Conference on Computer Communications and Networks (ICCCN '95), September 20-23, 1995, Las Vegas, Nevada, USA, pp. 442, 1995, IEEE Computer Society, 0-8186-7180-7. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
local area migration, local ATM, ATM switched internetwork, switching hubs, ATM-equipped end devices, ATM backbone, ATM adaptation, campus environment, network components, end-to-end loss, asynchronous transfer mode, local area network, Ethernets, simulation results, routers, servers, simulation model, multiplexers, network performance, ATM switches, end-to-end delay, network configurations, clients |
35 | D. Satyanarayana, Santanu Chattopadhyay, Jakki Sasidhar |
Low Power Combinational Circuit Synthesis targeting Multiplexer based FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India, pp. 79-84, 2004, IEEE Computer Society, 0-7695-2072-3. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
35 | Raffaele Bolla, Franco Davoli, Mario Marchese, Marco Perrando |
Call Admission Control and Routing of QoS-Aware and Best-Effort Flows in an IP-over-ATM Networking Environment. ![Search on Bibsonomy](Pics/bibsonomy.png) |
QoS-IP ![In: Quality of Service in Multiservice IP Networks, International Workshop, QoS-IP 2001, Rome, Italy, January 2001, Proceedings, pp. 33-50, 2001, Springer, 3-540-41512-2. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
35 | Parag K. Lala, Anup Singh, Alvernon Walker |
A CMOS-Based Logic Cell for the Implementation of Self-Checking FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DFT ![In: 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT '99), November 1-3, 1999, Albuquerque, NM, USA, Proceedings, pp. 238-246, 1999, IEEE Computer Society, 0-7695-0325-X. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
DCVSL, Stuck-ON/OFF, Stuck-at Faults, Self-testing |
35 | Sridhar Narayanan, Melvin A. Breuer |
Reconfiguration techniques for a single scan chain. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(6), pp. 750-765, 1995. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
32 | Jay Cheng |
Constructions of Fault-Tolerant Optical 2-to-1 FIFO Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Inf. Theory ![In: IEEE Trans. Inf. Theory 53(11), pp. 4092-4105, 2007. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
32 | Chih-Chieh Chou, Cheng-Shang Chang, Duan-Shin Lee, Jay Cheng |
A Necessary and Sufficient Condition for the Construction of 2-to-1 Optical FIFO Multiplexers by a Single Crossbar Switch and Fiber Delay Lines. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Inf. Theory ![In: IEEE Trans. Inf. Theory 52(10), pp. 4519-4531, 2006. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
32 | Masayuki Shirane, Akiko Gomyo, Kenta Miura, Yasuo Ohtera, Hirohito Yamada, Shojiro Kawakami |
Optical add-drop multiplexers based on autocloned photonic crystals. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE J. Sel. Areas Commun. ![In: IEEE J. Sel. Areas Commun. 23(7), pp. 1372-1377, 2005. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
32 | Shen-Fu Hsiao, Ming-Yu Tsai, Ming-Chih Chen, Chia-Sheng Wen |
An efficient pass-transistor-logic synthesizer using multiplexers and inverters only. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS (3) ![In: International Symposium on Circuits and Systems (ISCAS 2005), 23-26 May 2005, Kobe, Japan, pp. 2433-2436, 2005, IEEE, 0-7803-8834-8. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
32 | Kyoung-Sun Jhang, Kang Yi, Soo Yun Hwang |
A Two-Level On-Chip Bus System Based on Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Asia-Pacific Computer Systems Architecture Conference ![In: Advances in Computer Systems Architecture, 9th Asia-Pacific Conference, ACSAC 2004, Beijing, China, September 7-9, 2004, Proceedings, pp. 363-372, 2004, Springer, 3-540-23003-3. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
32 | Tony Stansfield |
Using Multiplexers for Control and Data in D-Fabrix. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPL ![In: Field Programmable Logic and Application, 13th International Conference, FPL 2003, Lisbon, Portugal, September 1-3, 2003, Proceedings, pp. 416-425, 2003, Springer, 3-540-40822-3. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
32 | Rosa Romero, Orlando Frazão, Filip Floreani, Lin Zhang, Paulo V. S. Marques, Henrique M. Salgado |
Multiplexers and Demultiplexers Based on Fibre Bragg Gratings and Optical Circulators for DWDM Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
HSNMC ![In: High Speed Networks and Multimedia Communications, 6th IEEE International Conference HSNMC 2003, Estoril, Portugal, July 23-25, 2003, Proceedings, pp. 442-451, 2003, Springer, 3-540-40542-9. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
32 | Peng Yi, Yuguo Dong, Yuntao Li, Yunfei Guo |
Stability Analysis of the PPS with Bufferless in Input De-Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AINA ![In: 17th International Conference on Advanced Information Networking and Applications (AINA'03), March 27-29, 2003, Xi'an, China, pp. 261-264, 2003, IEEE Computer Society, 0-7695-1906-7. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
32 | Martin Reisslein |
Measurement-Based Admission Control: A Large Deviations Approach for Bufferless Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCC ![In: Proceedings of the Fifth IEEE Symposium on Computers and Communications (ISCC 2000), 4-6 July 2000, Antibes, France, pp. 462-467, 2000, IEEE Computer Society, 0-7695-0722-0. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
Bufferless Multiplexing, Measurement-Based Admission Control, Statistical Quality of Service, Large Deviations |
32 | Dusan Suvakovic, C. André T. Salama |
Guidelines for Use of Registers and Multiplexers in Low Power Low Voltage DSP Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Great Lakes Symposium on VLSI ![In: 8th Great Lakes Symposium on VLSI (GLS-VLSI '98), 19-21 February 1998, Lafayette, LA, USA, pp. 26-29, 1998, IEEE Computer Society, 0-8186-8409-7. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
low power, DSP, energy consumption, switching, multiplexer, low voltage, register, datapath |
32 | Anwar Elwalid, Daniel P. Heyman, T. V. Lakshman, Debasis Mitra 0001, Alan Weiss |
Fundamental Results on the Performance of ATM Multiplexers with Applications to Video Teleconferencing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SIGMETRICS ![In: Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, Ottawa, Canada, May 15-19, 1995, pp. 86-97, 1995, ACM, 0-89791-695-6. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
23 | Fatemeh Eslami, Mihai Sima |
Capacitive Boosting for FPGA Interconnection Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPL ![In: International Conference on Field Programmable Logic and Applications, FPL 2011, September 5-7, Chania, Crete, Greece, pp. 453-458, 2011, IEEE Computer Society, 978-1-4577-1484-9. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
capacitive boosting, nMOS pass transistor multiplexers, FPGA interconnection network |
23 | Michel Mandjes, Ad Ridder |
A large deviations analysis of the transient of a queue with many Markov fluid inputs: approximations and fast simulation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Trans. Model. Comput. Simul. ![In: ACM Trans. Model. Comput. Simul. 12(1), pp. 1-26, 2002. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
importance sampling simulations, large deviations asymptotics, transient probabilities, buffer overflow, queuing theory, IP routers, calculus of variations, ATM multiplexers |
23 | Michel Mandjes, Ad Ridder |
Optimal trajectory to overflow in a queue fed by a large number of sources. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Queueing Syst. Theory Appl. ![In: Queueing Syst. Theory Appl. 31(1-2), pp. 137-170, 1999. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
large deviations asymptotics, queueing theory, buffer overflow, calculus of variations, ATM multiplexers |
23 | Nick G. Duffield |
Exponential bounds for queues with Markovian arrivals. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Queueing Syst. Theory Appl. ![In: Queueing Syst. Theory Appl. 17(3-4), pp. 413-430, 1994. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
risk theory, Queueing theory, large deviations, effective bandwidths, martingales, Markov Additive Processes, ATM multiplexers |
23 | Jehoshua Bruck, Robert Cypher, Ching-Tien Ho |
Fault-Tolerant Meshes and Hypercubes with Minimal Numbers of Spares. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 42(9), pp. 1089-1104, 1993. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
fault-tolerant meshes, d-dimensional mesh, performance evaluation, fault tolerant computing, hypercubes, hypercube networks, multiplexers, tori, fault-tolerant architecture, buses, hexagonal meshes |
23 | Kwang-Ya Fang, Anthony S. Wojcik |
Modular Decomposition of Combinational Multiple-Valued Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 37(10), pp. 1293-1301, 1988. The full citation details ...](Pics/full.jpeg) |
1988 |
DBLP DOI BibTeX RDF |
combinatorial multiple-values circuits, ternary functions, optimization, many-valued logics, multiplexers, combinatorial circuits, logic functions, modular decomposition |
23 | Raymond P. Voith |
ULM Implicants for Minimization of Universal Logic Module Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 26(5), pp. 417-424, 1977. The full citation details ...](Pics/full.jpeg) |
1977 |
DBLP DOI BibTeX RDF |
universal functions, optimization, logic design, integrated circuits, logic circuits, multiplexers, Boolean algebra, prime implicants |
23 | Frank M. Brown |
Weighted Realizations of Switching Functions. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 24(12), pp. 1217-1221, 1975. The full citation details ...](Pics/full.jpeg) |
1975 |
DBLP DOI BibTeX RDF |
tally-coded representations, multiplexers, combinational logic, symmetric functions, Binary adders |
23 | Seung Ho Ok, Byung In Moon |
A Digit Reversal Circuit for the Variable-Length Radix-4 FFT. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FGCN (2) ![In: Future Generation Communication and Networking, FGCN 2007, Ramada Plaza Jeju, Jeju-Island, Korea, December 6-8, 2007, Proceedings, pp. 496-500, 2007, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
23 | Kenji Asano, Junji Kitamichi, Kenichi Kuroda |
Proposal of Dynamic Module Library for System Level Modeling and Simulation of Dynamically Reconfigurable Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 20th International Conference on VLSI Design (VLSI Design 2007), Sixth International Conference on Embedded Systems (ICES 2007), 6-10 January 2007, Bangalore, India, pp. 373-378, 2007, IEEE Computer Society, 0-7695-2762-0. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
23 | Sreehari Veeramachaneni, Kirthi M. Krishna, Lingamneni Avinash, Reddy Puppala Sreekanth, M. B. Srinivas |
Novel Architectures for High-Speed and Low-Power 3-2, 4-2 and 5-2 Compressors. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 20th International Conference on VLSI Design (VLSI Design 2007), Sixth International Conference on Embedded Systems (ICES 2007), 6-10 January 2007, Bangalore, India, pp. 324-329, 2007, IEEE Computer Society, 0-7695-2762-0. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP DOI BibTeX RDF |
|
23 | Gayatri Mehta, Raymond R. Hoare, Justin Stander, Alex K. Jones |
Design space exploration for low-power reconfigurable fabrics. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IPDPS ![In: 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece, 2006, IEEE. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
23 | Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen |
VLSI Architecture for Lifting-Based Shape-Adaptive Discrete Wavelet Transform with Odd-Symmetric Filters. ![Search on Bibsonomy](Pics/bibsonomy.png) |
J. VLSI Signal Process. ![In: J. VLSI Signal Process. 40(2), pp. 175-188, 2005. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
shape-adaptive, boundary extension, discrete wavelet transform, VLSI architecture |
23 | Suresh Srinivasan, Aman Gayasen, Narayanan Vijaykrishnan, Tim Tuan |
Leakage control in FPGA routing fabric. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, ASP-DAC 2005, Shanghai, China, January 18-21, 2005, pp. 661-664, 2005, ACM Press, 0-7803-8737-6. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
23 | Jiong Luo, Lin Zhong 0001, Yunsi Fei, Niraj K. Jha |
Register binding-based RTL power management for control-flow intensive designs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(8), pp. 1175-1183, 2004. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
23 | Arifur Rahman, Vijay Polavarapuv |
Evaluation of low-leakage design techniques for field programmable gate arrays. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPGA ![In: Proceedings of the ACM/SIGDA 12th International Symposium on Field Programmable Gate Arrays, FPGA 2004, Monterey, California, USA, February 22-24, 2004, pp. 23-30, 2004, ACM, 1-58113-829-6. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
FPGA, leakage power, multiplexer |
23 | József Bíró, Zalán Heszberger, Mátyás Martinecz |
A Family of Performance Bounds for QoS Measures in Packet-Based Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
NETWORKING ![In: NETWORKING 2004, Networking Technologies, Services, and Protocols; Performance of Computer and Communication Networks; Mobile and Wireless Communication, Third International IFIP-TC6 Networking Conference, Athens, Greece, May 9-14, 2004, Proceedings, pp. 1108-1119, 2004, Springer, 3-540-21959-5. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
23 | Krishnendu Chakrabarty |
A synthesis-for-transparency approach for hierarchical and system-on-a-chip test. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 11(2), pp. 167-179, 2003. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
23 | Kayi Lee, Kai-Yeung Siu |
On the reconfigurability of single-hub WDM ring networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE/ACM Trans. Netw. ![In: IEEE/ACM Trans. Netw. 11(2), pp. 273-284, 2003. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
capacity ratio, hub traffic, approximation algorithm, reconfigurability, dynamic, wavelength division multiplexing (WDM), ring network |
23 | Michele Favalli, Cecilia Metra |
Problems Due to Open Faults in the Interconnections of Self-Checking Data-Paths. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DATE ![In: 2002 Design, Automation and Test in Europe Conference and Exposition (DATE 2002), 4-8 March 2002, Paris, France, pp. 612-617, 2002, IEEE Computer Society, 0-7695-1471-5. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
23 | Stefan R. Meier, Mario Steinert, Steffen Buch |
Testability of path history memories with register-exchange architecture used in Viterbi-decoders. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS (3) ![In: Proceedings of the 2002 International Symposium on Circuits and Systems, ISCAS 2002, Scottsdale, Arizona, USA, May 26-29, 2002, pp. 165-168, 2002, IEEE, 0-7803-7448-7. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
23 | W. J. Bainbridge, Stephen B. Furber |
Delay Insensitive System-on-Chip Interconnect using 1-of-4 Data Encoding. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2001), 11-14 March 2001, Salt Lake City, UT, USA, pp. 118-126, 2001, IEEE Computer Society, 0-7695-1034-5. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
23 | Krishnendu Chakrabarty, Andrew Exnicios, Rajatish Mukherjee |
Synthesis Of Transparent Circuits For Hierarchical An System-On-A-Chip Test. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 14th International Conference on VLSI Design (VLSI Design 2001), 3-7 January 2001, Bangalore, India, pp. 431-, 2001, IEEE Computer Society, 0-7695-0831-6. The full citation details ...](Pics/full.jpeg) |
2001 |
DBLP DOI BibTeX RDF |
|
23 | Bassam Shaer, David L. Landis, Sami A. Al-Arian |
Partitioning algorithm to enhance pseudoexhaustive testing of digital VLSI circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 8(6), pp. 750-754, 2000. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
23 | Bassam Shaer, Sami A. Al-Arian, David L. Landis |
Partitioning sequential circuits for pseudoexhaustive testing. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 8(5), pp. 534-541, 2000. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP DOI BibTeX RDF |
|
23 | Saud Andrew Al-Barrak, Adnan Andrew Nouh, Saad Haj Bakry |
Computer simulation for the evaluation of static and dynamic priority schemes in an ATM multiplexer with multimedia traffic. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Netw. Manag. ![In: Int. J. Netw. Manag. 9(6), pp. 359-369, 1999. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
23 | Indradeep Ghosh, Anand Raghunathan, Niraj K. Jha |
A design-for-testability technique for register-transfer level circuits using control/data flow extraction. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(8), pp. 706-723, 1998. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
|
23 | A. Pal, R. K. Gorai, V. V. S. S. Raju |
Synthesis of multiplexer network using ratio parameters and mapping onto FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 8th International Conference on VLSI Design (VLSI Design 1995), 4-7 January 1995, New Delhi, India, pp. 63-68, 1995, IEEE Computer Society, 0-8186-6905-5. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
multiplexing equipment, multiplexer network, ratio parameters, Actel ACT1, MCNC benchmark problems, field programmable gate arrays, FPGAs, VLSI, Boolean functions, Boolean functions, logic design, iterative methods, combinational circuits, combinational circuits, logic CAD, multiplexing, search space, tree network, iterative approach |
21 | Hongji Fang, Zhenguo Ma, Feng Yu 0003, Bei Zhao, Bo Zhang 0097 |
Optimised Serial Commutator FFT Architecture in Terms of Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 71(1), pp. 445-449, January 2024. The full citation details ...](Pics/full.jpeg) |
2024 |
DBLP DOI BibTeX RDF |
|
21 | Giuseppe E. Biccario, Oleg Vitrenko, Roberto Nonis, Stefano D'Amico |
A 5-V Switch for Analog Multiplexers With 2.5-V Transistors in 28-nm CMOS Technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Very Large Scale Integr. Syst. ![In: IEEE Trans. Very Large Scale Integr. Syst. 31(5), pp. 636-643, May 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
21 | Zeynep Kaya, Mario Garrido, Jarmo Takala |
Memory-Based FFT Architecture With Optimized Number of Multiplexers and Memory Usage. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 70(8), pp. 3084-3088, August 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
21 | Erfan Abbasian, Maedeh Orouji, Sana Taghipour Anvari, Alireza Asadi, Ehsan Mahmoodi |
An ultra-low power and energy-efficient ternary Half-Adder based on unary operators and two ternary 3:1 multiplexers in 32-nm GNRFET technology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Circuit Theory Appl. ![In: Int. J. Circuit Theory Appl. 51(10), pp. 4969-4983, October 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
21 | Yun Gao, Noah Pestana, Skylar Deckoff-Jones, Jiajiu Zheng, Jordan Goldstein, Andrew M. Netherton, Ren-Jye Shiue, Michael R. Watts, Christopher V. Poulton |
Passive Integrated Athermal (De)Multiplexers on 300 mm Silicon Photonics Wafers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2023, San Diego, CA, USA, March 5-9, 2023, pp. 1-3, 2023, IEEE, 978-1-957171-18-0. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
21 | Jin-Xu Xu, Mo Huang, Su-Li Song, Hui-Yang Li |
Compact Multichannel Filters and Multiplexers Based on Dual-Coaxial Resonators. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 69(12), pp. 4664-4668, 2022. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
21 | Mario Garrido, Pedro Paz |
Optimum MDC FFT Hardware Architectures in Terms of Delays and Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. II Express Briefs ![In: IEEE Trans. Circuits Syst. II Express Briefs 68(3), pp. 1003-1007, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
21 | B. Jeevan, Kosaraju Sivani |
Design of 0.8V, 22 nm DG-FinFET based efficient VLSI multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Microelectron. J. ![In: Microelectron. J. 113, pp. 105059, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
21 | Angela Amphawan, Sushank Chaudhary, Tse-Kian Neo, Mohsen Kakavand, Mohammad Dabbagh |
Radio-over-free space optical space division multiplexing system using 3-core photonic crystal fiber mode group multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Wirel. Networks ![In: Wirel. Networks 27(1), pp. 211-225, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
21 | Adriana N. Borodzhieva, Ivanka D. Tsvetkova, Dimitar Dimitrov |
Technology-Enhanced Active Learning Used for Teaching "Multiplexers and Demultiplexers". ![Search on Bibsonomy](Pics/bibsonomy.png) |
MIPRO ![In: 44th International Convention on Information, Communication and Electronic Technology, MIPRO 2021, Opatija, Croatia, September 27 - Oct. 1, 2021, pp. 1593-1597, 2021, IEEE, 978-953-233-101-1. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
21 | Karol Niewiadomski, Dietmar Tutsch |
A New Concept for Multiplexers in Interconnect Blocks of FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCE ![In: IEEE International Conference on Consumer Electronics, ICCE 2021, Las Vegas, NV, USA, January 10-12, 2021, pp. 1-6, 2021, IEEE, 978-1-7281-9766-1. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
21 | Karsten Schuh, Qian Hu, Roman Dischler, Vahid Aref, Fred Buchali, Son Thai Le, Michael Collisi, Michael Möller 0004, Horst Hettrich, Rolf Schmid, Xuan-Quang Du, Markus Grözing, Manfred Berroth |
High-speed IM/DD transmission with analog (de-)multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communication, ECOC 2021, Bordeaux, France, September 13-16, 2021, pp. 1-4, 2021, IEEE, 978-1-6654-3868-1. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
21 | Kevin Jin, Tahsin Saffat, Justin Morgan, Marek A. Perkowski |
A Polarity-based Approach for Optimization of Multivalued Quantum Multiplexers with Arbitrary Single-qubit Target Gates. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FLAP ![In: FLAP 7(1), pp. 5-28, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP BibTeX RDF |
|
21 | Ramzi A. Jaber, Ali M. Haidar 0001, Abdallah Kassem |
CNTFET-Based Design of Ternary Multiplier using Only Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICM ![In: 32nd International Conference on Microelectronics, ICM 2020, Aqaba, Jordan, December 14-17, 2020, pp. 1-4, 2020, IEEE, 978-1-7281-9664-0. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
21 | Anh Due Ta, Danilo Vasconcellos Vargas |
Towards improvement of SUNA in multiplexers with preliminary results of simple logic gate neuron variation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
GECCO Companion ![In: GECCO '20: Genetic and Evolutionary Computation Conference, Companion Volume, Cancún, Mexico, July 8-12, 2020, pp. 53-54, 2020, ACM, 978-1-4503-7127-8. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
21 | Junya Takano, Takeshi Fujisawa, Yusuke Sawada, Kunimasa Saitoh |
Low-Loss Silicon 2 × 4λ Multiplexers Composed of On-Chip Polarization-Splitter-Rotator and 2 × 2 and 2 × 1 Mach-Zehnder Filters for 400GbE. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2020, San Diego, CA, USA, March 8-12, 2020, pp. 1-3, 2020, IEEE, 978-1-9435-8071-2. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP BibTeX RDF |
|
21 | Joel Carpenter |
Multi-plane light conversion based mode multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communications, ECOC 2020, Virtual Event, Belgium, December 6-10, 2020, pp. 1-3, 2020, IEEE, 978-1-7281-7361-0. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
21 | Kevin Jin, Tahsin Saffat, Marek A. Perkowski |
A Reed Muller-based approach for optimization of general binary quantum multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1902.06229, 2019. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP BibTeX RDF |
|
21 | José Eduardo Henriques da Silva, Heder Soares Bernardino |
A 3-Step Cartesian Genetic Programming for Designing Combinational Logic Circuits with Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EPIA (1) ![In: Progress in Artificial Intelligence - 19th EPIA Conference on Artificial Intelligence, EPIA 2019, Vila Real, Portugal, September 3-6, 2019, Proceedings, Part I, pp. 762-774, 2019, Springer, 978-3-030-30240-5. The full citation details ...](Pics/full.jpeg) |
2019 |
DBLP DOI BibTeX RDF |
|
21 | Chenlei Li, Hao Wu, Ying Tan, Shipeng Wang, Daoxin Dai |
Silicon-based on-chip hybrid (de)multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Sci. China Inf. Sci. ![In: Sci. China Inf. Sci. 61(8), pp. 080407:1-080407:14, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
21 | Suhas Lohit, Rajhans Singh, Kuldeep Kulkarni, Pavan K. Turaga |
Rate-Adaptive Neural Networks for Spatial Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CoRR ![In: CoRR abs/1809.02850, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP BibTeX RDF |
|
21 | Chetan Vudadha, Ajay Surya, Saurabh Agrawal, M. B. Srinivas |
Synthesis of Ternary Logic Circuits Using 2: 1 Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(12), pp. 4313-4325, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
21 | Yong Chen 0005, Pui-In Mak, Chirn Chye Boon, Rui Paulo Martins |
A 36-Gb/s 1.3-mW/Gb/s Duobinary-Signal Transmitter Exploiting Power-Efficient Cross-Quadrature Clocking Multiplexers With Maximized Timing Margin. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(9), pp. 3014-3026, 2018. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
21 | Tomoyuki Akiyama, Tsuyoshi Aoki, Takasi Simoyama, Akio Sugama, Shigeaki Sekiguchi, Yohei Sobu, Shinsuke Tanaka, Yu Tanaka, Seok-Hwan Jeong, Motoyuki Nishizawa, Nobuaki Hatori, Akinori Hayakawa, Toshihiko Mori |
Error-Free Loopback of a Compact 25 Gb/s × 4 ch WDM Transceiver Assembly Incorporating Silicon (De)Multiplexers with Automated Phase-Error Correction. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exposition, OFC 2018, San Diego, CA, USA, March 11-15, 2018, pp. 1-3, 2018, IEEE, 978-1-943580-38-5. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP BibTeX RDF |
|
21 | G. R. Kavitha, T. S. Indumathi |
Quality of Service (QoS) Aware Reconfigurable Optical Add/Drop Multiplexers (ROADM) Model with Minimizing the Blocking Rate. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CSOC (3) ![In: Cybernetics and Algorithms in Intelligent Systems - Proceedings of 7th Computer Science On-line Conference 2018, Volume 3, pp. 413-422, 2018, Springer, 978-3-319-91191-5. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
21 | Nicolas K. Fontaine, Roland Ryf, Haoshuo Chen, Steffen Wittek, Jiaxiong Li, Juan Carlos Alvarado, Jose Enrique Antonio-Lopez, Mark Cappuzzo, Rose Kopf, Alaric Tate, Hugo Safar, Cristian A. Bolle, David T. Neilson, Ellsworth Burrows, K. W. Kim, Pierre Sillard, Frank Achten, Marianne Bigot, Adrian Amezcua Correa, Rodrigo Amezcua Correa, Jiangbing Du, Zuyuan He, Joel Carpenter |
Packaged 45-Mode Multiplexers for a 50-µm Graded Index Fiber. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communication, ECOC 2018, Rome, Italy, September 23-27, 2018, pp. 1-3, 2018, IEEE, 978-1-5386-4862-9. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
21 | Bitao Pan, Fulong Yan, Xuwei Xue, Nicola Calabretta |
Performance Assessment of Metro Networks Based on Fast Optical Add-Drop Multiplexers Under 5G Traffic Applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communication, ECOC 2018, Rome, Italy, September 23-27, 2018, pp. 1-3, 2018, IEEE, 978-1-5386-4862-9. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
21 | Xifan Tang, Giovanni De Micheli, Pierre-Emmanuel Gaillardon |
A High-Performance FPGA Architecture Using One-Level RRAM-Based Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Emerg. Top. Comput. ![In: IEEE Trans. Emerg. Top. Comput. 5(2), pp. 210-222, 2017. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
21 | Sanda Lefteriu, Martine Olivi, Fabien Seyfert, Matteo Oldoni |
System identification of microwave filters from multiplexers by rational interpolation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Autom. ![In: Autom. 76, pp. 367-377, 2017. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
21 | Xifan Tang, Edouard Giacomin, Giovanni De Micheli, Pierre-Emmanuel Gaillardon |
Circuit Designs of High-Performance and Low-Power RRAM-Based Multiplexers Based on 4T(ransistor)1R(RAM) Programming Structure. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Circuits Syst. I Regul. Pap. ![In: IEEE Trans. Circuits Syst. I Regul. Pap. 64-I(5), pp. 1173-1186, 2017. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
21 | Stephan Friedrichs, Attila Kinali |
Efficient Metastability-Containing Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISVLSI ![In: 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017, Bochum, Germany, July 3-5, 2017, pp. 332-337, 2017, IEEE Computer Society, 978-1-5090-6762-6. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
21 | Xifan Tang, Edouard Giacomin, Giovanni De Micheli, Pierre-Emmanuel Gaillardon |
Physical Design Considerations of One-level RRAM-based Routing Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISPD ![In: Proceedings of the 2017 ACM on International Symposium on Physical Design, ISDP 2017, Portland, OR, USA, March 19-22, 2017, pp. 47-54, 2017, ACM, 978-1-4503-4696-2. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
21 | T. A. Birks, Stephanos Yerolatsitis, Kerrianne Harrington |
Adiabatic mode multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2017, Los Angeles, CA, USA, March 19-23, 2017, pp. 1-3, 2017, IEEE, 978-1-9435-8023-1. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP BibTeX RDF |
|
21 | Nicolas K. Fontaine, Roland Ryf, Haoshuo Chen, David T. Neilson, Joel Carpenter |
Design of High Order Mode-Multiplexers using Multiplane Light Conversion. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ECOC ![In: European Conference on Optical Communication, ECOC 2017, Gothenburg, Sweden, September 17-21, 2017, pp. 1-3, 2017, IEEE, 978-1-5386-5624-2. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
21 | Giuseppe Cocorullo, Pasquale Corsonello, Fabio Frustaci, Stefania Perri |
Design of efficient QCA multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Circuit Theory Appl. ![In: Int. J. Circuit Theory Appl. 44(3), pp. 602-615, 2016. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
21 | Kumar H. B. Chethan, Nachiket Kapre |
Hoplite-DSP: Harnessing the Xilinx DSP48 multiplexers to efficiently support NoCs on FPGAs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FPL ![In: 26th International Conference on Field Programmable Logic and Applications, FPL 2016, Lausanne, Switzerland, August 29 - September 2, 2016, pp. 1-10, 2016, IEEE, 978-2-8399-1844-2. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
21 | Rodrigo Amezcua Correa |
All-fiber mode multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2016, Anaheim, CA, USA, March 20-24, 2016, pp. 1-3, 2016, IEEE, 978-1-9435-8007-1. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP BibTeX RDF |
|
21 | Jonathan St-Yves, Sophie LaRochelle, Wei Shi 0007 |
O-band silicon photonic Bragg-grating multiplexers using UV lithography. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2016, Anaheim, CA, USA, March 20-24, 2016, pp. 1-3, 2016, IEEE, 978-1-9435-8007-1. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP BibTeX RDF |
|
21 | Daoxin Dai |
Multi-channel wavelength/mode-division-multiplexers on silicon. ![Search on Bibsonomy](Pics/bibsonomy.png) |
OFC ![In: Optical Fiber Communications Conference and Exhibition, OFC 2016, Anaheim, CA, USA, March 20-24, 2016, pp. 1-3, 2016, IEEE, 978-1-9435-8007-1. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP BibTeX RDF |
|
21 | Xueyan Wang, Xiaotao Jia, Qiang Zhou 0001, Yici Cai, Jianlei Yang 0001, Mingze Gao, Gang Qu 0001 |
Secure and Low-Overhead Circuit Obfuscation Technique with Multiplexers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Great Lakes Symposium on VLSI ![In: Proceedings of the 26th edition on Great Lakes Symposium on VLSI, GLVLSI 2016, Boston, MA, USA, May 18-20, 2016, pp. 133-136, 2016, ACM, 978-1-4503-4274-2. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #100 of 399 (100 per page; Change: ) Pages: [ 1][ 2][ 3][ 4][ >>] |
|