The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for substrate with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1977-1987 (15) 1988-1990 (20) 1991-1993 (31) 1994-1995 (32) 1996 (30) 1997 (27) 1998 (27) 1999 (55) 2000 (46) 2001 (59) 2002 (69) 2003 (97) 2004 (137) 2005 (146) 2006 (178) 2007 (152) 2008 (150) 2009 (129) 2010 (84) 2011 (80) 2012 (72) 2013 (92) 2014 (94) 2015 (97) 2016 (118) 2017 (115) 2018 (115) 2019 (150) 2020 (113) 2021 (112) 2022 (140) 2023 (119) 2024 (33)
Publication types (Num. hits)
article(1327) book(4) incollection(8) inproceedings(1572) phdthesis(23)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 811 occurrences of 608 keywords

Results
Found 2934 publication records. Showing 2934 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
102Emre Salman, Renatas Jakushokas, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin Contact merging algorithm for efficient substrate noise analysis in large scale circuits. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2009 DBLP  DOI  BibTeX  RDF noise coupling, substrate modeling, signal integrity, mixed-signal circuits, substrate noise, noise analysis
102Rashid Farivar, Simon Kristiansson, Fredrik Ingvarson, Kjell O. Jeppson Evaluation of using active circuitry for substrate noise suppression. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF active noise decoupling, substrate modeling, substrate coupling
76Daniel A. Andersson, Simon Kristiansson, Lars J. Svensson, Per Larsson-Edefors, Kjell O. Jeppson Noise Interaction Between Power Distribution Grids and Substrate. Search on Bibsonomy ISQED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF power supply, Substrate noise
72Qing Su, Jamil Kawa, Charles C. Chiang, Yehia Massoud Accurate modeling of substrate resistive coupling for floating substrates. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF Analog and mixed signal, floating substrate, substrate modeling, system-on-chip, substrate coupling
71Makoto Nagata, Yoshitaka Murasaka, Youichi Nishimori, Takashi Morie, Atsushi Iwata Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models. Search on Bibsonomy ASP-DAC/VLSI Design The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
69João M. S. Silva, L. Miguel Silveira Issues in parallelizing multigrid-based substrate model extraction and analysis. Search on Bibsonomy SBCCI The full citation details ... 2004 DBLP  DOI  BibTeX  RDF grid computing, multigrid, substrate coupling
69Geert Van der Plas, Mustafa Badaroglu, Gerd Vandersteen, Petr Dobrovolný, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects. Search on Bibsonomy DAC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF modeling, model order reduction, substrate noise
69Anne E. Gattiker, Wojciech Maly Smart Substrate MCMs. Search on Bibsonomy J. Electron. Test. The full citation details ... 1997 DBLP  DOI  BibTeX  RDF smart substrate, testing, cost model, MCM
69Ranjit Gharpurey, Srinath Hosur Transform domain techniques for efficient extraction of substrate parasitics. Search on Bibsonomy ICCAD The full citation details ... 1997 DBLP  DOI  BibTeX  RDF Green Function, orthonormal transforms, parasitics, substrate coupling
67Mustafa Badaroglu, Geert Van der Plas, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man SWAN: high-level simulation methodology for digital substrate noise generation. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
67Marc van Heijningen, Mustafa Badaroglu, Stéphane Donnay, Marc Engels, Ivo Bolsens High-level simulation of substrate noise generation including power supply noise coupling. Search on Bibsonomy DAC The full citation details ... 2000 DBLP  DOI  BibTeX  RDF SPICE
64Rajendran Panda, Savithri Sundareswaran, David T. Blaauw On the interaction of power distribution network with substrate. Search on Bibsonomy ISLPED The full citation details ... 2001 DBLP  DOI  BibTeX  RDF power grid analysis, substrate analysis, substrate coupled noise, substrate noise
62Song Guo, Hoi Lee A low-power active substrate-noise decoupling circuit with feedforward compensation for mixed-signal SoCs. Search on Bibsonomy ISLPED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF active substrate noise decoupling, feedforward frequency compensation, substrate noise suppression, system-on-a-chip
62Bruce C. Kim, Abhijit Chatterjee, Madhavan Swaminathan Low-cost diagnosis of defects in MCM substrate interconnections. Search on Bibsonomy VTS The full citation details ... 1996 DBLP  DOI  BibTeX  RDF low-cost diagnosis, MCM substrate interconnections, substrate interconnect defects, defect location, defect size, fault diagnosis, integrated circuit testing, fault location, multichip modules, integrated circuit interconnections, fault-dictionary, substrates
61Payam Heydari Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators. Search on Bibsonomy DAC The full citation details ... 2003 DBLP  DOI  BibTeX  RDF DS modulators, mixed-signal integrated circuits, jitter, phase-locked loop, phase noise, substrate noise
61Ming-Dou Ker, Chien-Hui Chuang, Kuo-Chun Hsu, Wen-Yu Lo ESD Protection Design for Mixed-Voltage I/O Circuit with Substrate-Triggered Technique in Sub-Quarter-Micron CMOS Process. Search on Bibsonomy ISQED The full citation details ... 2002 DBLP  DOI  BibTeX  RDF ESD, ESD protection circuit, substrate-triggered technique
61Mustafa Badaroglu, Kris Tiri, Stéphane Donnay, Piet Wambacq, Hugo De Man, Ingrid Verbauwhede, Georges G. E. Gielen Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF di/dt noise, low-noise digital design, supply current shaping, optimization, substrate noise, clock distribution networks
61Eelco Schrik, N. P. van der Meijs Combined BEM/FEM substrate resistance modeling. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF modeling, finite element method, boundary element method, substrate noise
59Minlan Yu, Yung Yi, Jennifer Rexford, Mung Chiang Rethinking virtual network embedding: substrate support for path splitting and migration. Search on Bibsonomy Comput. Commun. Rev. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF path migration, path splitting, virtual network embedding, optimization, network virtualization
59Minsik Cho, Hongjoong Shin, David Z. Pan Fast substrate noise-aware floorplanning with preference directed graph for mixed-signal SOCs. Search on Bibsonomy ASP-DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
59Weize Xu, Eby G. Friedman A substrate noise circuit for accurately testing mixed-signal ICs. Search on Bibsonomy ISCAS (1) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
59J. Briaire, K. S. Krisch Principles of substrate crosstalk generation in CMOS circuits. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
59Andreas Herrmann, Erich Barke, Mathias Silvant, Jürgen Schlöffel PARCOURS - Substrate Crosstalk Analysis for Complex Mixed-Signal-Circuits. Search on Bibsonomy PATMOS The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
55Adil Koukab, Catherine Dehollain, Michel J. Declercq HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF mixed-signal noise, supply noise, noise, numerical analysis, boundary-element-method, substrate noise, switching circuits, substrate coupling
53Xiren Wang, Wenjian Yu, Zeyi Wang, Xianlong Hong An improved direct boundary element method for substrate coupling resistance extraction. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF condensing and sparsifying matrix, direct boundary element method, substrate resistance extraction
53Nasser Masoumi, Mohamed I. Elmasry, Safieddin Safavi-Naeini, Haydar Hadi A Novel Analytical Model for Evaluation of Substrate Crosstalk in VLSI Circuits. Search on Bibsonomy DELTA The full citation details ... 2002 DBLP  DOI  BibTeX  RDF Substrate coupling modeling, image method, Green's function
53João Paulo Costa, Mike Chou, L. Miguel Silveira Efficient Techniques for Accurate Modeling and Simulation of Substrate Coupling in Mixed-Signal IC's. Search on Bibsonomy DATE The full citation details ... 1998 DBLP  DOI  BibTeX  RDF Eigenfunction, Eigenpair, Fast Fourier Transform, Discrete Cosine Transform, Eigenvalue, Mixed-Signal, Substrate Coupling
53Edoardo Charbon, Ranjit Gharpurey, Alberto L. Sangiovanni-Vincentelli, Robert G. Meyer Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs. Search on Bibsonomy ICCAD The full citation details ... 1996 DBLP  DOI  BibTeX  RDF Green Function, placement, trend analysis, substrate
53Kevin J. Kerns, Ivan L. Wemple, Andrew T. Yang Stable and efficient reduction of substrate model networks using congruence transforms. Search on Bibsonomy ICCAD The full citation details ... 1995 DBLP  DOI  BibTeX  RDF mixed-signal integrated circuits, rc network reduction, congruence transform, pade approximation, lanczos process, stability, voronoi tesselation, substrate noise
51Minsik Cho, David Z. Pan Fast Substrate Noise Aware Floorplanning for Mixed Signal SOC Designs. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
51Emre Salman, Renatas Jakushokas, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin Input port reduction for efficient substrate extraction in large scale IC's. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
51Charlotte Soens, Geert Van der Plas, Piet Wambacq, Stéphane Donnay Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance. Search on Bibsonomy DATE The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
51Zhao Li, Ravikanth Suravarapu, Roy Hartono, Sambuddha Bhattacharya, Kartikeya Mayaram, C.-J. Richard Shi CrtSmile: a CAD tool for CMOS RF transistor substrate modeling incorporating layout effects. Search on Bibsonomy ASP-DAC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
51Tsung-Hao Chen, Clement Luk, Charlie Chung-Ping Chen SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation. Search on Bibsonomy ICCAD The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
51Hongmei Li, Jorge Carballido, Harry H. Yu, Vladimir I. Okhmatovski, Elyse Rosenbaum, Andreas C. Cangellaris Comprehensive frequency-dependent substrate noise analysis using boundary element methods. Search on Bibsonomy ICCAD The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
51Ming-Dou Ker, Kuo-Chun Hsu On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process. Search on Bibsonomy ISCAS (5) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
51Makoto Nagata, Jin Nagai, Takashi Morie, Atsushi Iwata Measurements and analyses of substrate noise waveform inmixed-signal IC environment. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
51Rajesh Pendurkar, Craig A. Tovey, Abhijit Chatterjee Single-probe traversal optimization for testing of MCM substrate interconnections. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
51Jae J. Chang, Myunghee Lee, Sungyong Jung, Martin A. Brooke, Nan M. Jokerst, D. Scott Wills Fully differential current-input CMOS amplifier front-end suppressing mixed signal substrate noise for optoelectronic applications. Search on Bibsonomy ISCAS (1) The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
51Kazushige Horio, Yasuji Fuseya, Hiroyuki Kusuki, Hisayoshi Yanai Simplified simulations of GaAs MESFET's with semi-insulating substrate compensated by deep levels. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1991 DBLP  DOI  BibTeX  RDF
47Neda Nazemifard, Jacob Masliyah, Subir Bhattacharjee Role of Patterned Surface Charge Heterogeneity on Particle Deposition. Search on Bibsonomy ICMENS The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
47R. K. Jarwal, Durga Misra Degradation Of Nmosfets During High-Field Injection With Reverse Biased Voltage At Source And Drain Junctions. Search on Bibsonomy VLSI Design The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
47Ranjit Gharpurey, Edoardo Charbon Substrate Coupling: Modeling, Simulation and Design Perspectives. Search on Bibsonomy ISQED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF digital noise, impact ionization, constraint-driven optimization, fast fourier transform, discrete cosine transform, finite element method, boundary element method, power supply noise, substrate noise, substrate coupling
45Sebastian Risi, Joel Lehman, Kenneth O. Stanley Evolving the placement and density of neurons in the hyperneat substrate. Search on Bibsonomy GECCO The full citation details ... 2010 DBLP  DOI  BibTeX  RDF substrate evolution, neuroevolution, neat, hyperneat
45Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He 0001, Robi Dutta, Xianlong Hong Diffusion-driven congestion reduction for substrate topological routing. Search on Bibsonomy ISPD The full citation details ... 2009 DBLP  DOI  BibTeX  RDF congestion reduction, ic package, substrate routing, diffusion, routability
45Parastoo Nikaeen, Boris Murmann, Robert W. Dutton Characterizing the Impact of Substrate Noise on High-Speed Flash ADCs. Search on Bibsonomy ISQED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF flash ADC, comparator, SNR, substrate noise
45Meng-Fan Chang, Kuei-Ann Wen Power and Substrate Noise Tolerance of Configurable Embedded Memories in SoC. Search on Bibsonomy J. VLSI Signal Process. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF supply noise, SRAM, substrate noise, ROM
45Scott Schneider 0001, Christos D. Antonopoulos, Dimitrios S. Nikolopoulos Factory: An Object-Oriented Parallel Programming Substrate for Deep Multiprocessors. Search on Bibsonomy HPCC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF Multithreading substrate, Object-oriented parallel programming, Deep parallel architectures, Multiparadigm parallelism, Portability, Programmability
45T. Smedes, N. P. van der Meijs, Arjan J. van Genderen Extraction of circuit models for substrate cross-talk. Search on Bibsonomy ICCAD The full citation details ... 1995 DBLP  DOI  BibTeX  RDF Substrate Cross-talk, Layout Verification, Boundary Element Method, Green's Function
43Grzegorz Blakiewicz, Malgorzata Chrzanowska-Jeske Optimization of active circuits for substrate noise suppression. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
43Jeff Rose, Cyrus P. Hall, Antonio Carzaniga Spinneret: A Log Random Substrate for P2P Networks. Search on Bibsonomy IPDPS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
43Vincent Binet, Yvon Savaria, Michel Meunier, Yves Gagnon Modeling the Substrate Noise Injected by a DC-DC Converter. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
43Jeong-Yeol Kim, Ho-Soon Shin, Jong-Bae Lee, Moon-Hyun Yoo, Jeong-Taek Kong SilcVerify: An Efficient Substrate Coupling Noise Simulation Tool for High-Speed & Nano-Scaled Memory Design. Search on Bibsonomy ISQED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
43Ajit Sharma, Patrick Birrer, Sasi Kumar Arunachalam, Chenggang Xu, Terri S. Fiez, Kartikeya Mayaram Accurate Prediction of Substrate Parasitics in Heavily Doped CMOS Processes Using a Calibrated Boundary Element Solver. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Hongyan Jian, Zhangwen Tang, Jie He 0003, Jinglan He, Min Hao Standard CMOS technology on-chip inductors with pn junctions substrate isolation. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Xiren Wang, Wenjian Yu, Zeyi Wang Substrate resistance extraction with direct boundary element method. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Hiroyuki Kotani, Masaya Takasaki, Takeshi Mizuno, Takaaki Nara A SAW Tactile Display Using a Glass Substrate. Search on Bibsonomy WHC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Enrique Barajas, Luis Elvira, Miguel A. Méndez, Ferran Martorell, Diego Mateo, José Luis González 0001 Discrete and continuous substrate noise spectrum dependence on digital circuit characteristics. Search on Bibsonomy ISCAS (5) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Grzegorz Blakiewicz, Malgorzata Chrzanowska-Jeske Modeling of substrate noise block properties for early prediction. Search on Bibsonomy ISCAS (3) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Yulei Weng, Alex Doboli Digital cell macro-model with regular substrate template and EKV based MOSFET model. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
43Frank Ghenassia, Narayanan Vijaykrishnan, Mary Jane Irwin Analyzing software influences on substrate noise: an ADC perspective. Search on Bibsonomy ICCAD The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
43Gong-Xin Yu, Byung-Hoon Park, Praveen Chandramohan, Al Geist, Nagiza F. Samatova In-Silico Prediction of Surface Residue Clusters for Enzyme-Substrate Specificity. Search on Bibsonomy CSB The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
43Ferran Martorell, Diego Mateo, Xavier Aragonès Modeling and Evaluation of Substrate Noise Induced by Interconnects. Search on Bibsonomy DATE The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
43Eelco Schrik, Patrick M. Dewilde, N. P. van der Meijs Theoretical and practical validation of combined BEM/FEM substrate resistance modeling. Search on Bibsonomy ICCAD The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
43Dicle Ozis, Kartikeya Mayaram, Terri S. Fiez An efficient modeling approach for substrate noise coupling analysis. Search on Bibsonomy ISCAS (5) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
43Makoto Nagata, Takafumi Ohmoto, Jin Nagai, Takashi Morie, Atsushi Iwata Test circuits for substrate noise evaluation in CMOS digital ICs. Search on Bibsonomy ASP-DAC The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
43Tatsuo Nakajima Towards Universal Software Substrate for Distributed Embedded Systems. Search on Bibsonomy WORDS The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
43Yoshitaka Murasaka, Makoto Nagata, Takafumi Ohmoto, Takashi Morie, Atsushi Iwata Chip-Level Substrate Noise Analysis with Network Reduction by Fundamental Matrix Computation. Search on Bibsonomy ISQED The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
43Edoardo Charbon, Ranjit Gharpurey, Robert G. Meyer, Alberto L. Sangiovanni-Vincentelli Substrate optimization based on semi-analytical techniques. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
43So-Zen Yao, Nan-Chi Chou, Chung-Kuan Cheng, T. C. Hu A multi-probe approach for MCM substrate testing. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1994 DBLP  DOI  BibTeX  RDF
40Paul C. F. Tong, Ping-Ping Xu, Wensong Chen, John Hui, Patty Z. Q. Liu A novel substrate-triggered ESD protection structure for a bus switch IC with on-chip substrate-pump. Search on Bibsonomy ISCAS (2) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
37Emre Salman, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin Dominant Substrate Noise Coupling Mechanism for Multiple Switching Gates. Search on Bibsonomy ISQED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF signal integrity, mixed-signal circuits, Substrate coupling
37Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He 0001, Tianpei Zhang, Robi Dutta, Xianlong Hong Topological routing to maximize routability for package substrate. Search on Bibsonomy DAC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF IC package, substrate routing, system in package
37Xiaojun Ma, Fabrizio Lombardi Multi-Site and Multi-Probe Substrate Testing on an ATE. Search on Bibsonomy DFT The full citation details ... 2006 DBLP  DOI  BibTeX  RDF substrate testing, multi-probe, ATE, MCM, manufacturing test, multi-site
37Chenggang Xu, Ranjit Gharpurey, Terri S. Fiez, Kartikeya Mayaram A green function-based parasitic extraction method for inhomogeneous substrate layers. Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF green function, substrate noise, parasitic extraction
36Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He 0001, Tianpei Zhang, Robi Dutta, Xianlong Hong Substrate Topological Routing for High-Density Packages. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
36Wai Leng Cheong, Brian E. Owens, Hui En Pham, Christopher Hanken, Jim Le, Terri S. Fiez, Kartikeya Mayaram Comparison of supply noise and substrate noise reduction in SiGe BiCMOS and FDSOI processes. Search on Bibsonomy ISQED The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
36Masaya Takasaki, Hiroyuki Kotani, Takeshi Mizuno A Glass Substrate Transducer for Surface Acoustic Wave Tactile Display. Search on Bibsonomy RO-MAN The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
36Taisuke Kazama, Toru Nakura, Makoto Ikeda, Kunihiro Asada Design of Active Substrate Noise Canceller using Power Supply di/dt Detector. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
36William H. Kao, Xiaopeng Dong Digital Block Modeling and Substrate Noise Aware Floorplanning for Mixed Signal SOCs. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
36Emre Salman, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin Substrate Noise Reduction Based On Noise Aware Cell Design. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
36Sankar P. Debnath, Ganesh P. Kumar 0002, Sukumar Jairam Calibration Based Methods for Substrate Modeling and Noise Analysis for Mixed-Signal SoCsc. Search on Bibsonomy VLSI Design The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
36Mustafa Badaroglu, Kris Tiri, Geert Van der Plas, Piet Wambacq, Ingrid Verbauwhede, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
36Sheng-Chih Lin, Kaustav Banerjee An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management. Search on Bibsonomy ICCAD The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
36Dongsheng Ma Automatic substrate switching circuit for on-chip adaptive power supply system. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
36Subodh M. Reddy, Rajeev Murgai Accurate Substrate Noise Analysis Based on Library Module Characterization. Search on Bibsonomy VLSI Design The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
36Amir H. Ajami, Kaustav Banerjee, Massoud Pedram Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
36Sankar P. Debnath, Sukumar Jairam, H. Udayakumar A Methodology for Fast Vector Based Power Supply and Substrate Noise Analyses. Search on Bibsonomy VLSI Design The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
36Adil Koukab, Kaustav Banerjee, Michel J. Declercq Modeling techniques and verification methodologies for substrate coupling effects in mixed-signal system-on-chip designs. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
36Meng-Fan Chang, Kuei-Ann Wen, Ding-Ming Kwai Supply and Substrate Noise Tolerance Using Dynamic Tracking Clusters in Configurable Memory Designs. Search on Bibsonomy ISQED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
36Henry H. Y. Chan, Zeljko Zilic Estimating Phase-Locked Loop Jitter due to Substrate Coupling: A Cyclostationary Approach. Search on Bibsonomy ISQED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
36Hai Lan, Zhiping Yu, Robert W. Dutton A CAD-Oriented Modeling Approach of Frequency-Dependent Behavior of Substrate Noise Coupling for Mixed-Signal IC Design. Search on Bibsonomy ISQED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
36Thomas Brandtner, Robert Weigel Hierarchical Simulation of Substrate Coupling in Mixed-Signal ICs Considering the Power Supply Network. Search on Bibsonomy DATE The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
36Ming-Dou Ker, Tung-Yang Chen, Chung-Yu Win ESD protection design in a 0.18-um salicide CMOS technology by using substrate-triggered technique. Search on Bibsonomy ISCAS (4) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
36Ali M. Niknejad, Ranjit Gharpurey, Robert G. Meyer Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1998 DBLP  DOI  BibTeX  RDF
36Tadahiro Kuroda, Takayasu Sakurai Threshold-Volgage control schemes through substrate-bias for low-power high-speed CMOS LSI design. Search on Bibsonomy J. VLSI Signal Process. The full citation details ... 1996 DBLP  DOI  BibTeX  RDF
36Ivan L. Wemple, Andrew T. Yang Integrated circuit substrate coupling models based on Voronoi tessellation. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 1995 DBLP  DOI  BibTeX  RDF
35C. Patrick Yue, S. Simon Wong Design Strategy of On-Chip Inductors for Highly Integrated RF Systems. Search on Bibsonomy DAC The full citation details ... 1999 DBLP  DOI  BibTeX  RDF patterned ground shield, spiral inductor, substrate loss, interconnects, quality factor, substrate coupling, skin effect
33Yujian Cheng, Wei Hong 0002, Ke Wu Design of a multimode beamforming network based on the scattering matrix analysis. Search on Bibsonomy Sci. China Ser. F Inf. Sci. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF beamforming network (BFN), multibeam antenna, substrate integrated waveguide (SIW), multimode
33Rajesh Pendurkar, Abhijit Chatterjee, Craig A. Tovey Optimal single probe traversal algorithm for testing of MCM substrat. Search on Bibsonomy ICCD The full citation details ... 1996 DBLP  DOI  BibTeX  RDF optimal single probe traversal algorithm, MCM substrate testing, single probe, MCM interconnects, total distance, terminal pad, interconnection net, tour construction, arbitrary insertion, shuffling techniques, total traversal cost, probe traversal time, electronics industry, semiconductor chips, traveling salesman problem, multichip modules, multichip modules
Displaying result #1 - #100 of 2934 (100 per page; Change: )
Pages: [1][2][3][4][5][6][7][8][9][10][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license