|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 142 occurrences of 94 keywords
|
|
|
Results
Found 136 publication records. Showing 136 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
51 | N. M. Goubareni |
Simulation of Chaotic Iterative Processes in Speed-Independent Computing Networks. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PDP ![In: 4th Euromicro Workshop on Parallel and Distributed Processing (PDP '96), January 24-26, 1996, Portugal, pp. 27-32, 1996, IEEE Computer Society, 0-8186-7376-1. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
chaotic iterative process simulation, speed-independent computing, mathematical simulation, self organizing chaotic processes, asynchronous method, chaotic relaxations, chaotic computing processes, time parameters, Dirichlet problem, rectangular domain, virtual machines, delay, convergence, convergence, multiprocessor interconnection networks, iterative methods, error analysis, errors, Monte Carlo methods, Monte-Carlo method, computer simulation, normal distribution, normal distribution, boundary-value problems, Laplace transforms, random variable, Laplace equation |
45 | Nozar Tabrizi, Michael J. Liebelt, Kamran Eshraghian |
Delay Hazards in Complex Gate Based Speed Independent VLSI Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Great Lakes Symposium on VLSI ![In: 6th Great Lakes Symposium on VLSI (GLS-VLSI '96), March 22-23, 1996, Ames, IA, USA, pp. 266-271, 1996, IEEE Computer Society, 0-8186-7502-0. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
isochronic forks, speed independent circuits (SICs), Asynchronous circuits, signal transition graphs (STGs), hazards |
43 | Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, Alexandre Yakovlev |
Decomposition and technology mapping of speed-independent circuits using Boolean relations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCAD ![In: Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1997, San Jose, CA, USA, November 9-13, 1997, pp. 220-227, 1997, IEEE Computer Society / ACM, 0-8186-8200-0. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
Boolean decomposition, decomposed logic sharing, design library, library matching, logic decomposition, logic resynthesis, signal insertion, two-input combinational gate, two-input sequential gate, optimization, technology mapping, circuit CAD, speed-independent circuits, netlist, complex gates, Boolean relations |
41 | Alex Kondratyev, Michael Kishinevsky, Jordi Cortadella, Luciano Lavagno, Alexandre Yakovlev |
Technology Mapping for Speed-Independent Circuits: Decomposition and Resynthesis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 7-10 April 1997, Eindhoven, The Netherlands, pp. 240-253, 1997, IEEE Computer Society, 0-8186-7922-0. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
combinational decomposition, sequential decomposition, monotonous cover, signal insertion, factorization, hazards, resynthesis, Speed-independent circuit |
40 | Ravishankar Rao, Sarma B. K. Vrudhula |
Energy-Optimal Speed Control of a Generic Device. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(12), pp. 2737-2746, 2006. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
|
39 | Enric Pastor, Jordi Cortadella, Oriol Roig |
A new look at the conditions for the synthesis of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Great Lakes Symposium on VLSI ![In: 5th Great Lakes Symposium on VLSI (GLS-VLSI '95), March 16-18, 1995, The State University of New York at Buffalo, USA, pp. 230-, 1995, IEEE Computer Society, 0-8186-7035-5. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
gate-level synthesis, gate library constraint, fan-in reduction, VLSI, logic design, logic CAD, integrated circuit design, circuit CAD, integrated logic circuits, circuit optimisation, optimization techniques, speed-independent circuits |
37 | Tomohiro Yoneda, Hiroomi Onda, Chris J. Myers |
Synthesis of Speed Independent Circuits Based on Decomposition. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2004), 19-23 April 2004, Crete, Greece, pp. 135-145, 2004, IEEE Computer Society, 0-7695-2133-9. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
abstraction, synthesis, Decomposition, STGs, speed-independent circuits |
37 | Feng Shi 0010, Yiorgos Makris |
Fault simulation and random test generation for speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACM Great Lakes Symposium on VLSI ![In: Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, Boston, MA, USA, April 26-28, 2004, pp. 127-130, 2004, ACM, 1-58113-853-9. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
random test pattern generation, fault simulation, asynchronous circuits, speed-independent circuits |
37 | Sung-Bum Park, Takashi Nanya |
Automatic Synthesis of Speed-Independent Circuits from Signal Transition Graph Specifications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: 9th International Conference on VLSI Design (VLSI Design 1996), 3-6 January 1996, Bangalore, India, pp. 389-392, 1996, IEEE Computer Society, 0-8186-7228-5. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
astnchronous design, logic synthesis, signal transition graph, speed-independent circuits |
37 | Oriol Roig, Jordi Cortadella, Enric Pastor |
Hierarchical gate-level verification of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: Second Working Conference on Asynchronous Design Methodologies, May 30-31, 1995, London, England, UK, pp. 128-137, 1995, IEEE Computer Society, 0-8186-7098-3. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
hierarchical gate-level verification, state signals, computational complexity, logic testing, time complexity, asynchronous circuits, speed-independent circuits, complex gates |
32 | Duarte Lopes de Oliveira, Marius Strum, Jiang Chau Wang |
Miriã_SI: a tool for the synthesis of speed-independent multi burst-mode controllers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SBCCI ![In: Proceedings of the 18th Annual Symposium on Integrated Circuits and Systems Design, SBCCI 2005, Florianolpolis, Brazil, September 4-7, 2005, pp. 56-61, 2005, ACM. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
burst-mode, automatic synthesis, hazard, asynchronous logic, speed-independent |
32 | Giacomo Cioffi |
Autotesting Speed-Independent Sequential Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 27(1), pp. 90-94, 1978. The full citation details ...](Pics/full.jpeg) |
1978 |
DBLP DOI BibTeX RDF |
speed-independent network, Autotesting, sequential network, modular, machine, self-synchronizing, fail safe |
26 | Radu Negulescu, Ad M. G. Peeters |
Verification of Speed-Dependences in Single-Rail Handshake Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '98), 30 March - 2 April 1998, San Diego, CA, USA, pp. 159-, 1998, IEEE Computer Society, 0-8186-8392-9. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
single-rail, isochronic forks, verification, timing, asynchronous circuits, progress, speed-independent circuits, process spaces, handshake circuits |
25 | William B. Toms, David A. Edwards |
Efficient synthesis of speed-independent combinational logic circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, ASP-DAC 2005, Shanghai, China, January 18-21, 2005, pp. 1022-1026, 2005, ACM Press, 0-7803-8737-6. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
25 | Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexandre Yakovlev |
Technology mapping of speed-independent circuits based on combinational decomposition and resynthesis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ED&TC ![In: European Design and Test Conference, ED&TC '97, Paris, France, 17-20 March 1997, pp. 98-105, 1997, IEEE Computer Society, 0-8186-7786-4. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
24 | Juha Plosila, Kaisa Sere |
Action Systems in Pipelined Processor Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 7-10 April 1997, Eindhoven, The Netherlands, pp. 156-166, 1997, IEEE Computer Society, 0-8186-7922-0. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
pipelined processor design, asynchronous pipelined microprocessors, hazard situations, verifying refinement steps, circuit implementation, speed-independent techniques, refinement calculus, refinement calculus, action systems |
24 | Alexandre Yakovlev, Victor Varshavsky, Vyacheslav Marakhovsky, Alexei L. Semenov |
Designing an asynchronous pipeline token ring interface. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: Second Working Conference on Asynchronous Design Methodologies, May 30-31, 1995, London, England, UK, pp. 32-, 1995, IEEE Computer Society, 0-8186-7098-3. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
asynchronous pipeline token ring interface, speed-independent interface, reliable communication medium, on-board multicomputer, asynchronous buses, point-to-point interconnections, syntax-driven implementation, channel protocol controller, protocols, fairness, multiprocessor interconnection networks, local area networks, pipeline processing, deadlock-freedom, token networks |
23 | Peter A. Beerel, Cheng-Ta Hsieh, Suhrid A. Wadekar |
Estimation of energy consumption in speed-independent control circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(6), pp. 672-680, 1996. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
23 | Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Enric Pastor, Alexandre Yakovlev |
Decomposition and technology mapping of speed-independent circuits using Boolean relations. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(9), pp. 1221-1236, 1999. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
21 | Feng Shi 0010, Yiorgos Makris |
SPIN-TEST: automatic test pattern generation for speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCAD ![In: 2004 International Conference on Computer-Aided Design, ICCAD 2004, San Jose, CA, USA, November 7-11, 2004, pp. 903-908, 2004, IEEE Computer Society / ACM, 0-7803-8702-3. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
21 | Alexander Katkov, Janusz Szopa |
Chaotic Processing in Parallel Speed Independent Architectures. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PARELEC ![In: 2002 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2002), 22-25 September 2002, Warsaw, Poland, pp. 267-272, 2002, IEEE Computer Society, 0-7695-1730-7. The full citation details ...](Pics/full.jpeg) |
2002 |
DBLP DOI BibTeX RDF |
|
21 | Hüsnü Yenigün, Vladimir Levin, Doron A. Peled, Peter A. Beerel |
Hazard-Freedom Checking in Speed-Independent Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CHARME ![In: Correct Hardware Design and Verification Methods, 10th IFIP WG 10.5 Advanced Research Working Conference, CHARME '99, Bad Herrenalb, Germany, September 27-29, 1999, Proceedings, pp. 317-320, 1999, Springer, 3-540-66559-5. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
21 | Peter A. Beerel, Chris J. Myers, Teresa H. Meng |
Covering conditions and algorithms for the synthesis of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(3), pp. 205-219, 1998. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
|
21 | Alex Kondratyev, Michael Kishinevsky, Alexandre Yakovlev |
Hazard-free implementation of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(9), pp. 749-771, 1998. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
|
20 | Dominic Wist, Mark Schäfer, Walter Vogler, Ralf Wollowski |
STG Decomposition: Internal Communication for SI Implementability. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACSD ![In: 10th International Conference on Application of Concurrency to System Design, ACSD 2010, Braga, Portugal, 21-25 June 2010, pp. 13-23, 2010, IEEE Computer Society, 978-0-7695-4066-5. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP DOI BibTeX RDF |
CSC, decomposition, STG, resynthesis, speed independent |
20 | Andrey Mokhov, Victor Khomenko, Alexandre Yakovlev |
Flat Arbiters. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACSD ![In: Ninth International Conference on Application of Concurrency to System Design, ACSD 2009, Augsburg, Germany, 1-3 July 2009, pp. 99-108, 2009, IEEE Computer Society, 978-0-7695-3697-2. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
Asynchronous circuits, Signal Transition Graph (STG), Arbiters, Speed-independent circuits |
20 | Mark Schäfer, Walter Vogler, Ralf Wollowski, Victor Khomenko |
Strategies for Optimised STG Decomposition. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACSD ![In: Sixth International Conference on Application of Concurrency to System Design (ACSD 2006), 28-30 June 2006, Turku, Finland, pp. 123-132, 2006, IEEE Computer Society, 0-7695-2556-3. The full citation details ...](Pics/full.jpeg) |
2006 |
DBLP DOI BibTeX RDF |
Petri net, decomposition, Asynchronous circuit, STG, speed-independent |
20 | Mohamed Kawokgy, C. André T. Salama |
Low-power asynchronous viterbi decoder for wireless applications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISLPED ![In: Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004, Newport Beach, California, USA, August 9-11, 2004, pp. 286-289, 2004, ACM. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
bundled-data, four-phase, low-power, synchronous, wireless, VHDL, digital signal processing, asynchronous, register transfer level, viterbi algorithm, speed-independent, handshaking protocol |
20 | Nozar Tabrizi, Michael J. Liebelt, Kamran Eshraghian |
A Tabular Method for Guard Strengthening, Symmetrization, and Operator Reduction for Martin's Asynchronous Design Methodology. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 46(9), pp. 1050-1054, 1997. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
formal program transformation, self-timed logic, signal transition graphs (STG), speed independent circuits, guarded commands, delay insensitive circuits, Asynchronous sequential circuits |
19 | Feng Shi 0010, Yiorgos Makris |
SPIN-PAC: test compaction for speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 2005 Conference on Asia South Pacific Design Automation, ASP-DAC 2005, Shanghai, China, January 18-21, 2005, pp. 71-74, 2005, ACM Press, 0-7803-8737-6. The full citation details ...](Pics/full.jpeg) |
2005 |
DBLP DOI BibTeX RDF |
|
18 | Shaohua Chen, Gang Liu 0017, Lianqing Zhu |
Sensorless Control Strategy of a 315 kW High-Speed BLDC Motor Based on a Speed-Independent Flux Linkage Function. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Ind. Electron. ![In: IEEE Trans. Ind. Electron. 64(11), pp. 8607-8617, 2017. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
17 | Feng Shi 0010, Yiorgos Makris |
SPIN-SIM: Logic and Fault Simulation for Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ITC ![In: Proceedings 2004 International Test Conference (ITC 2004), October 26-28, 2004, Charlotte, NC, USA, pp. 597-606, 2004, IEEE Computer Society, 0-7803-8581-0. The full citation details ...](Pics/full.jpeg) |
2004 |
DBLP DOI BibTeX RDF |
|
17 | Artur Pereira, Antonio Rui Borges, Antonio B. Ferrari |
Exclusion Relation of k Out of n and the Synthesis of Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
SBCCI ![In: Proceedings of the 16th Annual Symposium on Integrated Circuits and Systems Design, SBCCI 2003, Sao Paulo, Brazil, September 8-11, 2003, pp. 155-, 2003, IEEE Computer Society, 0-7695-2009-X. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
17 | Enric Pastor, Jordi Cortadella, Alex Kondratyev, Oriol Roig |
Structural methods for the synthesis of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 17(11), pp. 1108-1129, 1998. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
|
17 | Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexandre Yakovlev |
A region-based theory for state assignment in speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(8), pp. 793-812, 1997. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
17 | Alexei L. Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella, Luciano Lavagno |
Partial order based approach to synthesis of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), 7-10 April 1997, Eindhoven, The Netherlands, pp. 254-, 1997, IEEE Computer Society, 0-8186-7922-0. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
approximation, synthesis, asynchronous circuits, unfolding, Signal Transition Graph |
17 | Polly Siegel, Giovanni De Micheli |
Decomposition methods for library binding of speed-independent asynchronous designs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCAD ![In: Proceedings of the 1994 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1994, San Jose, California, USA, November 6-10, 1994, pp. 558-565, 1994, IEEE Computer Society / ACM, 0-89791-690-5. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
13 | Jerry R. Burch |
Combining CTL, Trace Theory and Timing Models. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Automatic Verification Methods for Finite State Systems ![In: Automatic Verification Methods for Finite State Systems, International Workshop, Grenoble, France, June 12-14, 1989, Proceedings, pp. 334-348, 1989, Springer, 3-540-52148-8. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
12 | Alex Chan, Danil Sokolov, Victor Khomenko, David Lloyd, Alex Yakovlev |
Burst Automaton: Framework for Speed-Independent Synthesis Using Burst-Mode Specifications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. ![In: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(5), pp. 1560-1573, May 2023. The full citation details ...](Pics/full.jpeg) |
2023 |
DBLP DOI BibTeX RDF |
|
12 | Florian Huemer, Robert Najvirt, Andreas Steininger |
On SAT-Based Model Checking of Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DDECS ![In: 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2022, Prague, Czech Republic, April 6-8, 2022, pp. 100-105, 2022, IEEE, 978-1-6654-9431-1. The full citation details ...](Pics/full.jpeg) |
2022 |
DBLP DOI BibTeX RDF |
|
12 | Xiao-Gang Wang 0003, Qing Kang, Xiaohong Chen, Qinghua Fu, Peng Wang |
A Temperature-Domain SEBAL Model Based on a Wind Speed-Independent Theoretical Trapezoidal Space Between Fractional Vegetation Coverage and Land Surface Temperature. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Geosci. Remote. Sens. Lett. ![In: IEEE Geosci. Remote. Sens. Lett. 18(5), pp. 756-760, 2021. The full citation details ...](Pics/full.jpeg) |
2021 |
DBLP DOI BibTeX RDF |
|
12 | Mriganka Ghosh Majumder, Rakesh R, Mohammed Imthias, K. Gopakumar 0001, Loganathan Umanand, Wojciech Jarzyna |
Extending the Linear Modulation Range to Full Base Speed Independent of Load Power Factor for a Multilevel Inverter Fed IM Drive. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Ind. Electron. ![In: IEEE Trans. Ind. Electron. 67(11), pp. 9143-9152, 2020. The full citation details ...](Pics/full.jpeg) |
2020 |
DBLP DOI BibTeX RDF |
|
12 | Danil Sokolov, Victor Khomenko, Alex Yakovlev, David Lloyd |
Design and Verification of Speed-Independent Circuits with Arbitration in Workcraft. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 24th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2018, Vienna, Austria, May 13-16, 2018, pp. 30-31, 2018, IEEE Computer Society, 978-1-5386-5883-3. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
12 | Fengtian Lv, Haibo Gao, Yumeng Bai, Nan Li, Liang Ding 0001, Ruyi Zhou, Zongquan Deng, Guangjun Liu |
Extraction of Speed-Independent Vibration Features for Terrain Classification in Lugged-Wheel Rovers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ROBIO ![In: IEEE International Conference on Robotics and Biomimetics, ROBIO 2018, Kuala Lumpur, Malaysia, December 12-15, 2018, pp. 1580-1585, 2018, IEEE, 978-1-7281-0377-8. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
12 | Rob van Glabbeek |
Is Speed-Independent Mutual Exclusion Implementable? (Invited Talk). ![Search on Bibsonomy](Pics/bibsonomy.png) |
CONCUR ![In: 29th International Conference on Concurrency Theory, CONCUR 2018, September 4-7, 2018, Beijing, China, pp. 3:1-3:1, 2018, Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 978-3-95977-087-3. The full citation details ...](Pics/full.jpeg) |
2018 |
DBLP DOI BibTeX RDF |
|
12 | Ru Ma, Junqiang Li, Shanhai Jin, Shijie Guo, Kazunobu Hashimoto, Shijie Dai |
A speed-independent feedback index for walking pattern recognition for a walking assistive robotic suit. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CIS/RAM ![In: 2017 IEEE International Conference on Cybernetics and Intelligent Systems (CIS) and IEEE Conference on Robotics, Automation and Mechatronics (RAM), Ningbo, China, November 19-21, 2017, pp. 514-517, 2017, IEEE, 978-1-5386-3135-5. The full citation details ...](Pics/full.jpeg) |
2017 |
DBLP DOI BibTeX RDF |
|
12 | Aparna S. Raghunath, K. T. Sreekumar, C. Santhosh Kumar, K. I. Ramachandran |
Improving Speed Independent Performance of Fault Diagnosis Systems through Feature Mapping and Normalization. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICMLA ![In: 15th IEEE International Conference on Machine Learning and Applications, ICMLA 2016, Anaheim, CA, USA, December 18-20, 2016, pp. 764-767, 2016, IEEE Computer Society, 978-1-5090-6167-9. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
12 | Yuri Stepchenkov, Victor N. Zakharov, Yuri Rogdestvenski, Yuri Diachenko, Nickolaj Morozov, Dmitri Stepchenkov |
Speed-independent fused multiply add and subtract unit. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EWDTS ![In: 2016 IEEE East-West Design & Test Symposium, EWDTS 2016, Yerevan, Armenia, October 14-17, 2016, pp. 1-4, 2016, IEEE Computer Society, 978-1-5090-0693-9. The full citation details ...](Pics/full.jpeg) |
2016 |
DBLP DOI BibTeX RDF |
|
12 | Pradeep Kumar Biswal, K. Mishra, Santosh Biswas, Hemangee K. Kapoor |
A Discrete Event System Approach to Online Testing of Speed Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
VLSI Design ![In: VLSI Design 2015, pp. 651785:1-651785:16, 2015. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
12 | Y. A. Stepchenkov, Victor N. Zakharov, Y. G. Diachenko, N. V. Morozov, D. Y. Stepchenkov |
Cell library for speed-independent VLSI. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EWDTS ![In: 2015 IEEE East-West Design & Test Symposium, EWDTS 2015, Batumi, Georgia, September 26-29, 2015, pp. 1-6, 2015, IEEE Computer Society, 978-1-4673-7776-8. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
12 | Y. A. Stepchenkov, Victor N. Zakharov, Y. V. Rogdestvenski, Y. G. Diachenko, N. V. Morozov, D. Y. Stepchenkov |
Speed-independent floating point coprocessor. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EWDTS ![In: 2015 IEEE East-West Design & Test Symposium, EWDTS 2015, Batumi, Georgia, September 26-29, 2015, pp. 1-6, 2015, IEEE Computer Society, 978-1-4673-7776-8. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
12 | Danil Sokolov, Victor Khomenko, Andrey Mokhov, Alex Yakovlev, David Lloyd |
Design and Verification of Speed-Independent Multiphase Buck Controller. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 21st IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2015, Mountain View, CA, USA, May 4-6, 2015, pp. 29-36, 2015, IEEE Computer Society, 978-1-4799-8716-0. The full citation details ...](Pics/full.jpeg) |
2015 |
DBLP DOI BibTeX RDF |
|
12 | Gonzalo Bailador del Pozo, Carmen Sánchez Ávila, Alberto de Santos Sierra, Javier Guerra Casanova |
Speed-Independent Gait Identification for Mobile Devices. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Int. J. Pattern Recognit. Artif. Intell. ![In: Int. J. Pattern Recognit. Artif. Intell. 26(8), 2012. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
12 | Shifeng Wang, Rami N. Khushaba, Sarath Kodagoda |
Towards speed-independent road-type classification. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICARCV ![In: 12th International Conference on Control Automation Robotics & Vision, ICARCV 2012, Guangzhou, China, December 5-7, 2012, pp. 614-619, 2012, IEEE, 978-1-4673-1871-6. The full citation details ...](Pics/full.jpeg) |
2012 |
DBLP DOI BibTeX RDF |
|
12 | Dominic Wist, M. Schaefer, Walter Vogler, Ralf Wollowski |
Signal transition graph decomposition: internal communication for speed independent circuit implementation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IET Comput. Digit. Tech. ![In: IET Comput. Digit. Tech. 5(6), pp. 440-451, 2011. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
12 | Eric Coyle, Emmanuel G. Collins Jr., Rodney G. Roberts |
Speed independent terrain classification using Singular Value Decomposition Interpolation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICRA ![In: IEEE International Conference on Robotics and Automation, ICRA 2011, Shanghai, China, 9-13 May 2011, pp. 4014-4019, 2011, IEEE. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
12 | Yu Li, Terrence S. T. Mak, Alex Yakovlev |
Redressing timing issues for speed-independent circuits in deep submicron age. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DATE ![In: Design, Automation and Test in Europe, DATE 2011, Grenoble, France, March 14-18, 2011, pp. 1376-1381, 2011, IEEE, 978-1-61284-208-0. The full citation details ...](Pics/full.jpeg) |
2011 |
DBLP DOI BibTeX RDF |
|
12 | Aleksandr Katkow, Agnieszka Ulfik |
Nature Inspired Arithmetic in Speed Independent Circuit. ![Search on Bibsonomy](Pics/bibsonomy.png) |
FCS ![In: Proceedings of the 2010 International Conference on Foundations of Computer Science, FCS 2010, July 12-15, 2010, Las Vegas, Nevada, USA, pp. 9-15, 2010, CSREA Press, 1-60132-142-2. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
12 | Ondrej Gallo, Tomás Necas, Fedor Lehocki |
A Tool for the Synthesis of Asynchronous Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ACSD/Petri Nets Workshops ![In: Proceedings of the Workshops of the 31st International Conference on Application and Theory of Petri Nets and Other Models of Concurrency (PETRI NETS 2010) and of the 10th International Conference on Application of Concurrency to System Design (ACSD 2010), Braga, Portugal, June, 2010, pp. 207-211, 2010, CEUR-WS.org. The full citation details ...](Pics/full.jpeg) |
2010 |
DBLP BibTeX RDF |
|
12 | Sean Keller, Michael Katelman, Alain J. Martin |
A Necessary and Sufficient Timing Assumption for Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 15th IEEE Symposium on Asynchronous Circuits and Systems, ASYNC 2009, Chapel Hill, NC, USA, May 17-20, 2009, pp. 65-76, 2009, IEEE Computer Society, 978-1-4244-3933-1. The full citation details ...](Pics/full.jpeg) |
2009 |
DBLP DOI BibTeX RDF |
|
12 | Igor Lemberski |
Avoiding Hazards for Speed-Independent Logic Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
World Congress on Engineering ![In: Proceedings of the World Congress on Engineering, WCE 2007, London, UK, 2-4 July, 2007, pp. 274-278, 2007, Newswood Limited, 978-988-98671-5-7. The full citation details ...](Pics/full.jpeg) |
2007 |
DBLP BibTeX RDF |
|
12 | Hiroshi Saito, Hiroshi Nakamura, Masahiro Fujita, Takashi Nanya |
Logic optimization for asynchronous speed independent controllers using transduction method. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 2003 Asia and South Pacific Design Automation Conference, ASP-DAC '03, Kitakyushu, Japan, January 21-24, 2003, pp. 197-202, 2003, ACM, 0-7803-7660-9. The full citation details ...](Pics/full.jpeg) |
2003 |
DBLP DOI BibTeX RDF |
|
12 | Alexander Katkov, Janusz Szopa |
Distributed Computing in Simulation System with Speed Independent Cooperation. ![Search on Bibsonomy](Pics/bibsonomy.png) |
PDPTA ![In: Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2000, June 24-29, 2000, Las Vegas, Nevada, USA, 2000, CSREA Press. The full citation details ...](Pics/full.jpeg) |
2000 |
DBLP BibTeX RDF |
|
12 | Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, Alexandre Yakovlev |
Logic decomposition of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Proc. IEEE ![In: Proc. IEEE 87(2), pp. 347-362, 1999. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
12 | Ren-Der Chen, Jer-Min Jou, Yeu-Horng Shiau |
An efficient method for the decomposition and resynthesis of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICECS ![In: 6th IEEE International Conference on Electronics, Circuits and Systems, ICECS 1999, Pafos, Cyprus, September 5-8, 1999, pp. 339-342, 1999, IEEE, 0-7803-5682-9. The full citation details ...](Pics/full.jpeg) |
1999 |
DBLP DOI BibTeX RDF |
|
12 | Peter A. Beerel, Jerry R. Burch, Teresa H. Meng |
Checking Combinational Equivalence of Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Formal Methods Syst. Des. ![In: Formal Methods Syst. Des. 13(1), pp. 37-85, 1998. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
|
12 | Uisok Kim, Dong-Ik Lee |
Practical Synthesis of Speed-Independent Circuits Using Unfoldings. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the ASP-DAC '98, Asia and South Pacific Design Automation Conference 1998, Pacifico Yokohama, Yokohama, Japan, February 10-13, 1998, pp. 191-196, 1998, IEEE, 0-7803-4425-1. The full citation details ...](Pics/full.jpeg) |
1998 |
DBLP DOI BibTeX RDF |
|
12 | Alexei L. Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella |
Synthesis of Speed-Independent Circuits from STG-Unfolding Segment. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 34st Conference on Design Automation, Anaheim, California, USA, Anaheim Convention Center, June 9-13, 1997., pp. 16-21, 1997, ACM Press, 0-89791-920-3. The full citation details ...](Pics/full.jpeg) |
1997 |
DBLP DOI BibTeX RDF |
|
12 | Enric Pastor, Oriol Roig, Jordi Cortadella, Alex Kondratyev |
Structural Methods for the Synthesis of Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ED&TC ![In: 1996 European Design and Test Conference, ED&TC 1996, Paris, France, March 11-14, 1996, pp. 340-349, 1996, IEEE Computer Society, 0-8186-7423-7. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
12 | Nozar Tabrizi, Michael J. Liebelt, Kamran Eshraghian |
Dynamic hazards and speed independent delay model. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '96), March 18-21, 1996, Aizu-Wakamatsu, Fukushima, Japan, pp. 94-103, 1996, IEEE Computer Society, 0-8186-7298-6. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP DOI BibTeX RDF |
|
12 | A. Katkov, N. Goubareni |
Self-Organizing Computational Processes in Networks with Speed Independent Functional Elements. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ESM ![In: Modelling and Simulation, ESM96, June 2-6, 1996, Budapest University of Economic Sciences., pp. 707-711, 1996, SCS, The Society for Computer Simulation International, 1-56555-097-8. The full citation details ...](Pics/full.jpeg) |
1996 |
DBLP BibTeX RDF |
|
12 | Alex Kondratyev, Michael Kishinevsky, Alexandre Yakovlev |
On hazard-free implementation of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASP-DAC ![In: Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29 - September 1, 1995, 1995, ACM, 0-89791-766-9. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
12 | Peter A. Beerel, Cheng-Ta Hsieh, Suhrid A. Wadekar |
Estimation of energy consumption in speed-independent control circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISLPD ![In: Proceedings of the 1995 International Symposium on Low Power Design 1995, Dana Point, California, USA, April 23-26, 1995, pp. 39-44, 1995, ACM, 0-89791-744-8. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
12 | Sung Tae Jung, Eun Sei Park, Jung Sik Kim, Chu Shik Jhon |
Automatic Synthesis of Gate-Level Speed-Independent Control Circuits from Signal Transition Graphs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30 - May 3, 1995, pp. 1211-1214, 1995, IEEE, 0-7803-2570-2. The full citation details ...](Pics/full.jpeg) |
1995 |
DBLP DOI BibTeX RDF |
|
12 | Michael Kishinevsky, Alex Kondratyev, Alexander Taubin, Victor Varshavsky |
Analysis and Identification of Speed-Independent Circuits on an Event Model. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Formal Methods Syst. Des. ![In: Formal Methods Syst. Des. 4(1), pp. 33-75, 1994. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
12 | Alex Kondratyev, Alexander Taubin |
Verification of the speed-independent circuits by STG unfoldings. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 1994, Salt Lake City, UT, USA, November 3-5, 1994, pp. 64-75, 1994, IEEE, 0-8186-6210-7. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
12 | Peter A. Beerel, Jerry R. Burch, Teresa H.-Y. Meng |
Sufficient conditions for correct gate-level speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ASYNC ![In: Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 1994, Salt Lake City, UT, USA, November 3-5, 1994, pp. 33-43, 1994, IEEE, 0-8186-6210-7. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
12 | Sung Tae Jung, Chu Shik Jhon |
Direct Synthesis of Efficient Speed-Independent Circuits from Deterministic Signal Transition Graphs. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30 - June 2, 1994, pp. 307-310, 1994, IEEE, 0-7803-1916-8. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
12 | Alex Kondratyev, Michael Kishinevsky, Bill Lin 0001, Peter Vanbekbergen, Alexandre Yakovlev |
Basic Gate Implementation of Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
DAC ![In: Proceedings of the 31st Conference on Design Automation, San Diego, California, USA, June 6-10, 1994., pp. 56-62, 1994, ACM Press, 0-7803-1836-6. The full citation details ...](Pics/full.jpeg) |
1994 |
DBLP DOI BibTeX RDF |
|
12 | Andrew M. Bailey |
Automatic Verification of Speed-Independent Circuit Designs Using the Circal System. ![Search on Bibsonomy](Pics/bibsonomy.png) |
CHARME ![In: Correct Hardware Design and Verification Methods, IFIP WG 10.5 Advanced Research Working Conference, CHARME '93, Arles, France, May 24-26, 1993, Proceedings, pp. 167-178, 1993, Springer, 3-540-56778-X. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
|
12 | Peter A. Beerel, Jerry R. Burch, Teresa H.-Y. Meng |
Efficient verification of determinate speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCAD ![In: Proceedings of the 1993 IEEE/ACM International Conference on Computer-Aided Design, 1993, Santa Clara, California, USA, November 7-11, 1993, pp. 261-267, 1993, IEEE Computer Society / ACM, 0-8186-4490-7. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP DOI BibTeX RDF |
|
12 | Ruchir Puri, Jun Gu |
Signal Transition Graph Constraints for Speed-independent Ciruit Synthesis. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ISCAS ![In: 1993 IEEE International Symposium on Circuits and Systems, ISCAS 1993, Chicago, Illinois, USA, May 3-6, 1993, pp. 1686-1689, 1993, IEEE, 0-7803-1281-3. The full citation details ...](Pics/full.jpeg) |
1993 |
DBLP BibTeX RDF |
|
12 | Peter A. Beerel, Teresa H.-Y. Meng |
Semi-modularity and testability of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Integr. ![In: Integr. 13(3), pp. 301-322, 1992. The full citation details ...](Pics/full.jpeg) |
1992 |
DBLP DOI BibTeX RDF |
|
12 | Yogesh Mishra, Sunil D. Sherlekar, G. Venkatesh 0001 |
Path breaker: a tool for the optimal design of speed independent asynchronous controllers. ![Search on Bibsonomy](Pics/bibsonomy.png) |
EURO-DAC ![In: Proceedings of the conference on European design automation, EURO-DAC '92, Hamburg, Germany, September 7-10, 1992, pp. 2-8, 1992, IEEE Computer Society Press, 0-8186-2780-8. The full citation details ...](Pics/full.jpeg) |
1992 |
DBLP DOI BibTeX RDF |
|
12 | Peter A. Beerel, Teresa H.-Y. Meng |
Automatic gate-level synthesis of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCAD ![In: 1992 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 1992, Santa Clara, CA, USA, November 8-12, 1992. Digest of Technical Papers, pp. 581-586, 1992, IEEE Computer Society / ACM, 0-8186-3010-8. The full citation details ...](Pics/full.jpeg) |
1992 |
DBLP DOI BibTeX RDF |
|
12 | Carl-Johan H. Seger |
On the Existence of Speed-Independent Circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Theor. Comput. Sci. ![In: Theor. Comput. Sci. 86(2), pp. 343-364, 1991. The full citation details ...](Pics/full.jpeg) |
1991 |
DBLP DOI BibTeX RDF |
|
12 | David L. Dill |
Trace theory for automatic hierarchical verification of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
1989 |
RDF |
|
12 | Steven M. Nowick, David L. Dill |
Practicality of state-machine verification of speed-independent circuits. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCAD ![In: 1989 IEEE International Conference on Computer-Aided Design, ICCAD 1989, Santa Clara, CA, USA, November 5-9, 1989. Digest of Technical Papers, pp. 266-269, 1989, IEEE Computer Society, 0-8186-1986-4. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
12 | David L. Dill, Steven M. Nowick, Robert F. Sproull |
Automatic verification of speed-independent circuits with Petri net specifications. ![Search on Bibsonomy](Pics/bibsonomy.png) |
ICCD ![In: Computer Design: VLSI in Computers and Processors, ICCD 1989. Proceedings., 1989 IEEE International Conference on, Cambridge, MA, USA, October 2-4, 1989, pp. 212-216, 1989, IEEE, 0-8186-1971-6. The full citation details ...](Pics/full.jpeg) |
1989 |
DBLP DOI BibTeX RDF |
|
12 | H. Sechovsky, S. Jura |
Asynchronous speed-independent arbiter in a form of a hardware control module. ![Search on Bibsonomy](Pics/bibsonomy.png) |
AFIPS National Computer Conference ![In: American Federation of Information Processing Societies: 1976 National Computer Conference, 7-10 June 1976, New York, NY, USA, pp. 777-782, 1976, AFIPS Press, 978-1-4503-7917-5. The full citation details ...](Pics/full.jpeg) |
1976 |
DBLP DOI BibTeX RDF |
|
12 | Paolo Corsini |
Asynchronous Interlock Units for Speed-Independent Multiprocessor Systems. ![Search on Bibsonomy](Pics/bibsonomy.png) |
GI Jahrestagung ![In: GI - 6. Jahrestagung, Stuttgart, 29. September - 1. Oktober 1976, Proceedings, pp. 457-464, 1976, Springer, 3-540-07912-2. The full citation details ...](Pics/full.jpeg) |
1976 |
DBLP DOI BibTeX RDF |
|
12 | Robert M. Keller |
Towards a Theory of Universal Speed-Independent Modules. ![Search on Bibsonomy](Pics/bibsonomy.png) |
IEEE Trans. Computers ![In: IEEE Trans. Computers 23(1), pp. 21-33, 1974. The full citation details ...](Pics/full.jpeg) |
1974 |
DBLP DOI BibTeX RDF |
|
12 | David Misunas |
Petri Nets and Speed Independent Design. ![Search on Bibsonomy](Pics/bibsonomy.png) |
Commun. ACM ![In: Commun. ACM 16(8), pp. 474-481, 1973. The full citation details ...](Pics/full.jpeg) |
1973 |
DBLP DOI BibTeX RDF |
|
12 | Izumi Kimura |
Space-Continuous Time-Semicontinuous Theory of Speed-Independent Asynchronous Circuits ![Search on Bibsonomy](Pics/bibsonomy.png) |
Inf. Control. ![In: Inf. Control. 22(4), pp. 373-393, May 1973. The full citation details ...](Pics/full.jpeg) |
1973 |
DBLP DOI BibTeX RDF |
|
12 | Robert E. Swartwout |
New techniques for designing speed independent control logic ![Search on Bibsonomy](Pics/bibsonomy.png) |
SWCT ![In: 5th Annual Symposium on Switching Circuit Theory and Logical Design, Princeton, New Jersey, USA, November 11-13, 1964, pp. 12-29, 1964, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
1964 |
DBLP DOI BibTeX RDF |
|
12 | Kenneth E. Batcher |
Speed-Independent Nor Realizations ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
1964 |
RDF |
|
12 | Robert E. Swartwout |
Further Studies in Speed-Independent Logic for a Control ![Search on Bibsonomy](Pics/bibsonomy.png) |
|
1963 |
RDF |
|
12 | Robert E. Swartwout |
One method for designing speed independent logic for a control ![Search on Bibsonomy](Pics/bibsonomy.png) |
SWCT ![In: 2nd Annual Symposium on Switching Circuit Theory and Logical Design, Detroit, Michigan, USA, October 17-20, 1961, pp. 94-105, 1961, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
1961 |
DBLP DOI BibTeX RDF |
|
12 | Raymond E. Miller |
An introduction to speed independent circuit theory ![Search on Bibsonomy](Pics/bibsonomy.png) |
SWCT ![In: 2nd Annual Symposium on Switching Circuit Theory and Logical Design, Detroit, Michigan, USA, October 17-20, 1961, pp. 87-93, 1961, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
1961 |
DBLP DOI BibTeX RDF |
|
12 | D. B. Gillies |
A flow chart notation for the description of a speed-independent control ![Search on Bibsonomy](Pics/bibsonomy.png) |
SWCT ![In: 2nd Annual Symposium on Switching Circuit Theory and Logical Design, Detroit, Michigan, USA, October 17-20, 1961, pp. 109-110, 1961, IEEE Computer Society. The full citation details ...](Pics/full.jpeg) |
1961 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #100 of 136 (100 per page; Change: ) Pages: [ 1][ 2][ >>] |
|