The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for mtcmos with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1997-2002 (17) 2003-2004 (16) 2005 (16) 2006-2007 (31) 2008-2010 (18) 2011-2014 (17) 2017-2020 (5)
Publication types (Num. hits)
article(30) inproceedings(90)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 85 occurrences of 54 keywords

Results
Found 120 publication records. Showing 120 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
126Hyo-Sig Won, Kyo-Sun Kim, Kwang-Ok Jeong, Ki-Tae Park, Kyu-Myung Choi, Jeong-Taek Kong An MTCMOS design methodology and its application to mobile computing. Search on Bibsonomy ISLPED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF CPFF, low power, leakage current, CCS, MTCMOS
119Ehsan Pakbaznia, Farzan Fallah, Massoud Pedram Sizing and placement of charge recycling transistors in MTCMOS circuits. Search on Bibsonomy ICCAD The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
110Chanseok Hwang, Peng Rong, Massoud Pedram Sleep transistor distribution in row-based MTCMOS designs. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF leakage minimization, placement, MTCMOS
103Zhiyu Liu, Volkan Kursun Charge Recycling MTCMOS for Low Energy Active/Sleep Mode Transitions. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
103Zhiyu Liu, Volkan Kursun Charge Recycling Between Virtual Power and Ground Lines for Low Energy MTCMOS. Search on Bibsonomy ISQED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Multi-threshold voltage CMOS, gated power, gated ground, sleep switch, subthreshold leakage, charge recycling
102Nikhil Jayakumar, Sunil P. Khatri An ASIC design methodology with predictably low leakage, using leakage-immune standard cells. Search on Bibsonomy ISLPED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF standby current, leakage current, standard cells, MTCMOS
101Hassan Hassan 0001, Mohab Anis, Mohamed I. Elmasry A Timing-Driven Algorithm for Leakage Reduction in MTCMOS FPGAs. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF 0.13 micron, timing-driven algorithm, MTCMOS FPGA, MTCMOS CAD methodology, subthreshold leakage power reduction, nanometer FPGA, circuit timing information, CMOS process
94Ehsan Pakbaznia, Farzan Fallah, Massoud Pedram Charge recycling in MTCMOS circuits: concept and analysis. Search on Bibsonomy DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF low power design, MTCMOS, charge recycling
88Charbel J. Akl, Magdy A. Bayoumi Self-Sleep Buffer for Distributed MTCMOS Design. Search on Bibsonomy VLSI Design The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
80Nikhil Jayakumar, Sunil P. Khatri A Predictably Low-Leakage ASIC Design Style. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
78Ang-Chih Hsieh, Tzu-Teng Lin, Tsuang-Wei Chang, TingTing Hwang A functionality-directed clustering technique for low-power MTCMOS design - computation of simultaneously discharging current. Search on Bibsonomy ACM Trans. Design Autom. Electr. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF DSTN, low power, MTCMOS, sleep transistor
78Naoaki Ohkubo, Kimiyoshi Usami Delay modeling and static timing analysis for MTCMOS circuits. Search on Bibsonomy ASP-DAC The full citation details ... 2006 DBLP  DOI  BibTeX  RDF interpolation., selective-MT, delay, leakage power, static timing analysis, MTCMOS
72Chanseok Hwang, Chang Woo Kang, Massoud Pedram Gate Sizing and Replication to Minimize the Effects of Virtual Ground Parasitic Resistances in MTCMOS Designs. Search on Bibsonomy ISQED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
72Azadeh Davoodi, Ankur Srivastava 0001 Wake-up protocols for controlling current surges in MTCMOS-based technology. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
72Mircea R. Stan, Marco Barcella MTCMOS with outer feedback (MTOF) flip-flops. Search on Bibsonomy ISCAS (5) The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
70Rahul M. Rao, Kanak Agarwal, Dennis Sylvester, Richard B. Brown, Kevin J. Nowka, Sani R. Nassif Approaches to run-time and standby mode leakage reduction in global buses. Search on Bibsonomy ISLPED The full citation details ... 2004 DBLP  DOI  BibTeX  RDF pulsed buses, leakage, repeaters, MTCMOS
64Chandramouli Gopalakrishnan, Srinivas Katkoori Resource Allocation and Binding Approach for Low Leakage Power. Search on Bibsonomy VLSI Design The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
62Hanif Fatemi, Behnam Amelifard, Massoud Pedram Power optimal MTCMOS repeater insertion for global buses. Search on Bibsonomy ISLPED The full citation details ... 2007 DBLP  DOI  BibTeX  RDF MTCMOS circuits, low-power design, buffer insertion
62Benton H. Calhoun, Frank HonorĂ©, Anantha P. Chandrakasan Design methodology for fine-grained leakage control in MTCMOS. Search on Bibsonomy ISLPED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF fine-grain sleep regions, sneak leakage, low power, design methodology, leakage, circuit design, sleep mode, MTCMOS
56Tsuang-Wei Chang, TingTing Hwang, Sheng-Yu Hsu Functionality directed clustering for low power MTCMOS design. Search on Bibsonomy ASP-DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
56Harmander Deogun, Rahul M. Rao, Dennis Sylvester, Richard B. Brown, Kevin J. Nowka Dynamically Pulsed MTCMOS with Bus Encoding for Total Power and Crosstalk Minimization. Search on Bibsonomy ISQED The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
56Shinichiro Mutoh, Satoshi Shigematsu, Yoshinori Gotoh, Shinsuke Konaka Design Method of MTCMOS Power Switch for Low-Voltage High-Speed LSIs. Search on Bibsonomy ASP-DAC The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
48Mindaugas Drazdziulis, Per Larsson-Edefors, Lars J. Svensson Overdrive Power-Gating Techniques for Total Power Minimization. Search on Bibsonomy ISVLSI The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
48Ranganath Gopalan, Chandramouli Gopalakrishnan, Srinivas Katkoori Leakage Power Driven Behavioral Synthesis of Pipelined Datapaths. Search on Bibsonomy ISVLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
48Chandramouli Gopalakrishnan, Srinivas Katkoori KnapBind: An Area-Efficient Binding Algorithm for Low-leakage Datapaths. Search on Bibsonomy ICCD The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
46Pietro Babighian, Luca Benini, Alberto Macii, Enrico Macii Low-overhead state-retaining elements for low-leakage MTCMOS design. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2005 DBLP  DOI  BibTeX  RDF MTCMOS design, state-retention, leakage power
46Stephen V. Kosonocky, Michael Immediato, Peter E. Cottrell, Terence B. Hook, Randy W. Mann, Jeff Brown Enchanced multi-threshold (MTCMOS) circuits using variable well bias. Search on Bibsonomy ISLPED The full citation details ... 2001 DBLP  DOI  BibTeX  RDF leakage control, low power digital circuit design, variable well bias, MTCMOS, multi-threshold
40Saihua Lin, Hongli Gao, Huazhong Yang Low Clock Swing D Flip-Flops Design by Using Output Control and MTCMOS. Search on Bibsonomy PATMOS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
40Behnam Amelifard, Farzan Fallah, Massoud Pedram Low-power fanout optimization using MTCMOS and multi-Vt techniques. Search on Bibsonomy ISLPED The full citation details ... 2006 DBLP  DOI  BibTeX  RDF buffer chain, fanout tree, low-power design, fanout optimization
40Xin Zhao, Yici Cai, Qiang Zhou 0001, Xianlong Hong A novel low-power physical design methodology for MTCMOS. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
40B. Chung, J. B. Kuo Gate-level dual-threshold static power optimization methodology (GDSPOM) for designing high-speed low-power SOC applications using 90nm MTCMOS technology. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
40Koushik K. Das, Shih-Hsien Lo, Ching-Te Chuang High Performance MTCMOS Technique for Leakage Reduction in Hybrid SOI-Epitaxial Technologies with Enhanced-Mobility PFET Header. Search on Bibsonomy VLSI Design The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
40David Levacq, Vincent Dessard, Denis Flandre Ultra-low power flip-flops for MTCMOS circuits. Search on Bibsonomy ISCAS (5) The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
40Ramaprasath Vilangudipitchai, Poras T. Balsara Power Switch Network Design for MTCMOS. Search on Bibsonomy VLSI Design The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
40Mohab Anis, Mohamed Mahmoud, Mohamed I. Elmasry, Shawki Areibi Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique. Search on Bibsonomy DAC The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
40Mohamed W. Allam, Mohab Anis, Mohamed I. Elmasry High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies. Search on Bibsonomy ISLPED The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
38Ahmad Al Zahrani, Andrew Bailey, Guoyuan Fu, Jia Di Glitch-free design for multi-threshold CMOS NCL circuits. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2009 DBLP  DOI  BibTeX  RDF asynchronous circuit, mtcmos, glitch, threshold gate, null convention logic
38Fatih Hamzaoglu, Mircea R. Stan Circuit-level techniques to control gate leakage for sub-100nm CMOS. Search on Bibsonomy ISLPED The full citation details ... 2002 DBLP  DOI  BibTeX  RDF low power, MTCMOS, gate leakage, domino circuits
32Vishal Khandelwal, Ankur Srivastava 0001 Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
32Pietro Babighian, Luca Benini, Alberto Macii, Enrico Macii Enabling fine-grain leakage management by voltage anchor insertion. Search on Bibsonomy DATE The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
32Weiping Liao, Joseph M. Basile, Lei He 0001 Microarchitecture-level leakage reduction with data retention. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
32Vishal Khandelwal, Ankur Srivastava 0001 Leakage control through fine-grained placement and sizing of sleep transistors. Search on Bibsonomy ICCAD The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
32Kimiyoshi Usami, Naoyuki Kawabe, Masayuki Koizumi, Katsuhiro Seta, Toshiyuki Furusawa Automated selective multi-threshold design for ultra-low standby applications. Search on Bibsonomy ISLPED The full citation details ... 2002 DBLP  DOI  BibTeX  RDF standby leakage current, automated design, multi-threshold
32James T. Kao, Anantha P. Chandrakasan, Dimitri A. Antoniadis Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology. Search on Bibsonomy DAC The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
24Sherif M. Sharroush Optimum Sizing of the Sleep Transistor in MTCMOS Technology. Search on Bibsonomy NILES The full citation details ... 2020 DBLP  DOI  BibTeX  RDF
24Sherif M. Sharroush An MTCMOS Subthreshold-Leakage Reduction Algorithm. Search on Bibsonomy NILES The full citation details ... 2020 DBLP  DOI  BibTeX  RDF
24Seunghan Baek, Sunmean Kim, Youngchang Choi, Seokhyeong Kang MTCMOS-based Ternary to Binary Converter. Search on Bibsonomy ISOCC The full citation details ... 2020 DBLP  DOI  BibTeX  RDF
24Yuan Cao 0003, Biyin Wang, Xiaofang Pan, Xiaojin Zhao, Zhihuang Wen, Amine Bermak A Compact 31.47 fJ/Conversion Subthreshold Level Shifter With Wide Conversion Range in 65 nm MTCMOS. Search on Bibsonomy IEEE Access The full citation details ... 2018 DBLP  DOI  BibTeX  RDF
24Indrit Myderrizi, Ali Zeki A Tunable Swing-Reduced Driver in 0.13-μm MTCMOS Technology. Search on Bibsonomy J. Circuits Syst. Comput. The full citation details ... 2017 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Mode transition timing and energy overhead analysis in noise-aware MTCMOS circuits. Search on Bibsonomy Microelectron. J. The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
24Ankish Handa, Jitesh Chawla, Geetanjali Sharma A novel high performance low power CMOS NOR gate using Voltage Scaling and MTCMOS technique. Search on Bibsonomy ICACCI The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
24Chen-Bo Hsu, James B. Kuo Power consumption optimization methodology (PCOM) for low-power/ low-voltage 32-bit microprocessor circuit design via MTCMOS. Search on Bibsonomy MWSCAS The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
24Chen-Bo Hsu, Young Sik Hong, James B. Kuo MTCMOS low-power optimization technique (LPOT) for 1V pipelined RISC CPU circuit. Search on Bibsonomy ICECS The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
24Yi-Ming Wang, Mango Chia-Tso Chao, Shi-Hao Chen, Hung-Chun Li Power-switch routing for reducing dynamic IR drop in multi-domain MTCMOS designs. Search on Bibsonomy VLSI-DAT The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
24Chen-Bo Hsu, James B. Kuo MTCMOS low-power design technique (LPDT) for low-voltage pipelined microprocessor circuits. Search on Bibsonomy ISIC The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Reactivation Noise Suppression With Sleep Signal Slew Rate Modulation in MTCMOS Circuits. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
24Shi-Hao Chen, Youn-Long Lin, Mango Chia-Tso Chao Power-Up Sequence Control for MTCMOS Designs. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Characterization of mode transition timing overhead for net energy savings in low-noise MTCMOS circuits. Search on Bibsonomy VLSI-SoC The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Threshold Voltage Tuning for Faster Activation With Lower Noise in Tri-Mode MTCMOS Circuits. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
24Yi-Ming Wang, Shi-Hao Chen, Mango Chia-Tso Chao An Efficient Hamiltonian-cycle power-switch routing for MTCMOS designs. Search on Bibsonomy ASP-DAC The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Multi-phase sleep signal modulation for mode transition noise mitigation in MTCMOS circuits. Search on Bibsonomy ISOCC The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
24Shyam Akashe, Rajeev Sharma, Nitesh Tiwari, Jayram Shrivas Implementation of 2: 4 DECODER for low leakage Using MTCMOS Technique in 45 Nanometre Regime. Search on Bibsonomy BIC-TA (2) The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
24Richa Saraswat, Shyam Akashe, Shyam Babu Analysis and Simulation of Full Adder Design Using MTCMOS Technique. Search on Bibsonomy BIC-TA (2) The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Ground Bouncing Noise Suppression Techniques for Data Preserving Sequential MTCMOS Circuits. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Noise-Aware Data Preserving Sequential MTCMOS Circuits with Dynamic Forward Body Bias. Search on Bibsonomy J. Circuits Syst. Comput. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
24Henry X. F. Huang, Steven R. S. Shen, James B. Kuo Cell-Based Leakage Power Reduction Priority (CBLPRP) Optimization Methodology for Designing SOC Applications Using MTCMOS Technique. Search on Bibsonomy PATMOS The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
24Harmander Singh, Rahul M. Rao, Kanak Agarwal, Dennis Sylvester, Richard B. Brown Dynamically Pulsed MTCMOS With Bus Encoding for Reduction of Total Power and Crosstalk Noise. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Ground-Bouncing-Noise-Aware Combinational MTCMOS Circuits. Search on Bibsonomy IEEE Trans. Circuits Syst. I Regul. Pap. The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Reactivation noise suppression with threshold voltage tuning in sequential MTCMOS circuits. Search on Bibsonomy VLSI-SoC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
24Szu-Pang Mu, Yi-Ming Wang, Hao-Yu Yang, Mango Chia-Tso Chao, Shi-Hao Chen, Chih-Mou Tseng, Tsung-Ying Tsai Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs. Search on Bibsonomy ICCAD The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
24Hailong Jiao, Volkan Kursun Smooth awakenings: Reactivation noise suppressed low-leakage and robust MTCMOS flip-flops. Search on Bibsonomy ISCAS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
24Chih-Hsiang Lin, James B. Kuo Low-voltage SOI CMOS DTMOS/MTCMOS circuit technique for design optimization of low-power SOC applications. Search on Bibsonomy ISCAS The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
24Qiang Zhou 0001, Xin Zhao, Yici Cai, Xianlong Hong An MTCMOS technology for low-power physical design. Search on Bibsonomy Integr. The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
24Chih-Hsiang Lin, James B. Kuo Design Optimization of Low-Power 90nm CMOS SOC Application Using 0.5V Bulk PMOS Dynamic-Threshold with Dual Threshold (MTCMOS): BP-DTMOS-DT Technique. Search on Bibsonomy PATMOS The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
24Tsun-Ming Tseng, Mango Chia-Tso Chao, Chien Pang Lu, Chen Hsing Lo Power-switch routing for coarse-grain MTCMOS technologies. Search on Bibsonomy ICCAD The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
24Javid Jaffari, Mohab Anis Thermal Driven Placement for Island-style MTCMOS FPGAs. Search on Bibsonomy J. Comput. The full citation details ... 2008 DBLP  BibTeX  RDF
24Ehsan Pakbaznia, Massoud Pedram Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay Budgeting. Search on Bibsonomy DATE The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
24Andrea Calimera, Luca Benini, Enrico Macii Optimal MTCMOS Reactivation Under Power Supply Noise and Performance Constraints. Search on Bibsonomy DATE The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
24Charbel J. Akl, Magdy A. Bayoumi Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion. Search on Bibsonomy ISLPED The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
24Afshin Abdollahi, Farzan Fallah, Massoud Pedram A Robust Power Gating Structure and Power Mode Transition Strategy for MTCMOS Design. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
24Anand Ramalingam, Anirudh Devgan, David Z. Pan Wakeup Scheduling in MTCMOS Circuits Using Successive Relaxation to Minimize Ground Bounce. Search on Bibsonomy J. Low Power Electron. The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
24Akira Tada, Hiromi Notani, Genichi Tanaka, Takashi Ipposhi, Masaaki Iijima, Masahiro Numa Charge recycling in MTCMOS circuits with block dividing. Search on Bibsonomy IEICE Electron. Express The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
24Zhiyu Liu, Volkan Kursun New MTCMOS Flip-Flops with Simple Control Circuitry and Low Leakage Data Retention Capability. Search on Bibsonomy ICECS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
24Sachin Idgunji Case study of a low power MTCMOS based ARM926 SoC : Design, analysis and test challenges. Search on Bibsonomy ITC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
24Nobutaro Shibata, Hiroshi Kiya, Shigehiro Kurita, Hidetaka Okamoto, Masa'aki Tan'no, Takakuni Douseki A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable personal digital equipment - sure write operation by using step-down negatively overdriven bitline scheme. Search on Bibsonomy IEEE J. Solid State Circuits The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
24Naoaki Ohkubo, Kimiyoshi Usami Delay Modeling and Critical-Path Delay Calculation for MTCMOS Circuits. Search on Bibsonomy IEICE Trans. Fundam. Electron. Commun. Comput. Sci. The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
24Bong Hyun Lee, Young Hwan Kim, Kwang-Ok Jeong Clock-Free MTCMOS Flip-Flops with High Speed and Low Power. Search on Bibsonomy IEICE Trans. Fundam. Electron. Commun. Comput. Sci. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
24Hassan Hassan 0001, Mohab Anis, Mohamed I. Elmasry A leakage-aware CAD flow for MTCMOS FPGA architectures (abstract only). Search on Bibsonomy FPGA The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
24Harmander Singh Deogun, Dennis Sylvester, Rahul M. Rao, Kevin J. Nowka Adaptive MTCMOS for dynamic leakage and frequency control using variable footer strength. Search on Bibsonomy SoCC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
24Afshin Abdollahi, Farzan Fallah, Massoud Pedram An effective power mode transition technique in MTCMOS circuits. Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
24Benton H. Calhoun, Frank HonorĂ©, Anantha P. Chandrakasan A leakage reduction methodology for distributed MTCMOS. Search on Bibsonomy IEEE J. Solid State Circuits The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
24Wenxin Wang, Mohab Anis, Shawki Areibi Fast techniques for standby leakage reduction in MTCMOS circuits. Search on Bibsonomy SoCC The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
24Rahul M. Rao, Jeffrey L. Burns, Richard B. Brown Analysis and Optimization of Enhanced MTCMOS Scheme. Search on Bibsonomy VLSI Design The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
24Mohab Anis, Shawki Areibi, Mohamed I. Elmasry Design and optimization of multithreshold CMOS (MTCMOS) circuits. Search on Bibsonomy IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
24Takakuni Douseki, Tsuneo Tsukahara, Yoshifumi Yoshida, Fumiyasu Utsunomiya, Norio Hama A batteryless wireless system with MTCMOS/SOI circuit technology. Search on Bibsonomy CICC The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
24Mohab Anis, Mohamed W. Allam, Mohamed I. Elmasry Energy-efficient noise-tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies. Search on Bibsonomy IEEE Trans. Very Large Scale Integr. Syst. The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
24Nobutaro Shibata, Hiroki Morimura, Mitsuru Harada 1-V 100-MHz embedded SRAM techniques for battery-operated MTCMOS/SIMOX ASICs. Search on Bibsonomy IEEE J. Solid State Circuits The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
24Nobutaro Shibata, Hiroki Morimura, Mayumi Watanabe A 1-V, 10-MHz, 3.5-mW, 1-Mb MTCMOS SRAM: with charge-recycling input/output buffers. Search on Bibsonomy IEEE J. Solid State Circuits The full citation details ... 1999 DBLP  DOI  BibTeX  RDF
24James T. Kao, Siva G. Narendra, Anantha P. Chandrakasan MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns. Search on Bibsonomy DAC The full citation details ... 1998 DBLP  DOI  BibTeX  RDF low power, synthesis, placement, flip-flops, voltage scaling, codec, MPEG4, level converters, design automatian
24Satoshi Shigematsu, Shin'ichiro Mutoh, Yasuyuki Matsuya, Yasuyuki Tanabe, Junzo Yamada A 1-V high-speed MTCMOS circuit scheme for power-down application circuits. Search on Bibsonomy IEEE J. Solid State Circuits The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #100 of 120 (100 per page; Change: )
Pages: [1][2][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by L3S.
Previously maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.
open data data released under the ODC-BY 1.0 license