|
|
Venues (Conferences, Journals, ...)
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 8783 occurrences of 2559 keywords
|
|
|
Results
Found 7713 publication records. Showing 7713 according to the selection in the facets
Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
24 | Mladen Nikitovic, Mats Brorsson |
An adaptive chip-multiprocessor architecture for future mobile terminals. |
CASES |
2002 |
DBLP DOI BibTeX RDF |
chip-multiprocessor (CMP), power consumption, mobile terminals, energy-aware scheduling |
24 | Lucian Codrescu, D. Scott Wills, James D. Meindl |
Architecture of the Atlas Chip-Multiprocessor: Dynamically Parallelizing Irregular Applications. |
IEEE Trans. Computers |
2001 |
DBLP DOI BibTeX RDF |
Thread speculation, multiscalar, parallelization, chip-multiprocessor, multithreading, value prediction |
24 | Andreas A. Veglis, Andreas S. Pombortsis |
Performance Analysis of Multiprocessor Architectures via Analytical Simulation. |
Annual Simulation Symposium |
2000 |
DBLP DOI BibTeX RDF |
analytical simulation, MathConnex, performance, multiprocessor |
24 | Håkan Sundell, Philippas Tsigas |
Space efficient wait-free buffer sharing in multiprocessor real-time systems based on timing information. |
RTCSA |
2000 |
DBLP DOI BibTeX RDF |
space-efficient wait-free algorithm, real-time multiprocessor systems, deadline guarantees, nonblocking algorithms, unbounded time-stamps, time-stamp bounding, concurrent read/write operations, real-time systems, protocol, data structures, data structures, timing, multiprocessing systems, mutual exclusion, blocking, buffer storage, timing information, shared buffer, memory protocols |
24 | Randall S. Janka, Linda M. Wills |
Combining Virtual Benchmarking with Rapid System Prototyping for Real-Time Embedded Multiprocessor Signal Processing System Codesign. |
IEEE International Workshop on Rapid System Prototyping |
2000 |
DBLP DOI BibTeX RDF |
signal processor, specification and design methodology, middleware, multiprocessor, embedded, rapid prototyping, codesign |
24 | Amer Baghdadi, Nacer-Eddine Zergainoh, Wander O. Cesário, T. Roudier, Ahmed Amine Jerraya |
Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems. |
IEEE International Workshop on Rapid System Prototyping |
2000 |
DBLP DOI BibTeX RDF |
Design Space Exploration, SDL, Hardware/Software Codesign, Performance Estimation, Multiprocessor Architectures |
24 | Satoshi Fujita, Tadanori Nakagawa |
Lower Bounding Techniques for the Multiprocessor Scheduling Problem with Communication Delay. |
IEEE PACT |
1999 |
DBLP DOI BibTeX RDF |
inevitable communication delay, lower bound, Multiprocessor scheduling problem |
24 | Dwight Sunada, David Glasco, Michael J. Flynn |
Multiprocessor Architecture Using an Audit Trail for Fault Tolerance. |
FTCS |
1999 |
DBLP DOI BibTeX RDF |
apparatus, tightly-coupled multiprocessor, fault tolerance, algorithm, checkpoint |
24 | G. Manimaran, C. Siva Ram Murthy |
An Efficient Dynamic Scheduling Algorithm For Multiprocessor Real-Time Systems. |
IEEE Trans. Parallel Distributed Syst. |
1998 |
DBLP DOI BibTeX RDF |
parallelizable tasks, real-time systems, Multiprocessor, dynamic scheduling, resource constraints |
24 | Ho-fung Leung, Hing-Fung Ting |
An Optimal Algorithm for Global Termination Detection in Shared-Memory Asynchronous Multiprocessor Systems. |
IEEE Trans. Parallel Distributed Syst. |
1997 |
DBLP DOI BibTeX RDF |
optimality, Termination detect, shared-memory multiprocessor systems |
24 | Chun Xia, Josep Torrellas |
Improving the Data Cache Performance of Multiprocessor Operating Systems. |
HPCA |
1996 |
DBLP DOI BibTeX RDF |
data cache performance, operating system effect on caches, bus-based multiprocessor, address trace evaluation, block operations, latency hiding |
24 | Xiaofan Yang, Tinghuai Chen, Zehan Cao, Zhongshi He, Hongqing Cao |
A New Scheme For The Fault Diagnosis Of Multiprocessor Systems. |
Asian Test Symposium |
1996 |
DBLP DOI BibTeX RDF |
system-level probabilistic diagnosis, K-Step-Voting algorithm, generalised Majority-Voting algorithm, BGM model, pessimistic model, fault tolerance, fault diagnosis, high-performance computing, multiprocessing systems, fault model, multiprocessor systems, computer simulations, random graphs, PMC model, diagnosis algorithm, connection assignment, hypercube systems |
24 | Jan Jonsson, Jonas Vasell |
A Comparative Study of Methods for Time-Deterministic Message Delivery in a Multiprocessor Architecture. |
IPPS |
1996 |
DBLP DOI BibTeX RDF |
Time-deterministic communication, point-to-point interconnection networks, link contention analysis, implementation cost, multiprocessor architectures, communication scheduling, real-time channels |
24 | Sajal K. Das 0001, Sanjoy K. Sen |
Analysis of Memory Interference in Buffered Multiprocessor Systems in Presence of Hot Spots and Favorite Memories. |
IPPS |
1996 |
DBLP DOI BibTeX RDF |
buffered multiprocessor systems, discrete Markov chain model, processor-memory interconnections, hot memory, favorite memory, mean queue length, memory request, asymptotic bandwidth, performance evaluation, Markov processes, shared memory systems, upper bound, hot spots, simulation studies, memory interference, mean waiting time |
24 | Chung-Sei Rhee, Heok-Jung Kwon, Young-Tak Kwon, Byung-Whan Choi |
On the real time diagnosability of multiprocessor systems by comparison approach. |
RTCSA |
1996 |
DBLP DOI BibTeX RDF |
real time diagnosability, comparison approach, multiprocessing systems, multiprocessor systems, polynomial time algorithm, faulty processors |
24 | Johan Stärner, Joakim Adomat, John Furunäs, Lennart Lindh |
Real-Time Scheduling Co-Processor in Hardware for Single and Multiprocessor Systems. |
EUROMICRO |
1996 |
DBLP DOI BibTeX RDF |
real-time scheduling co-processor, predictable time behaviour, digital chip, Real-Time Unit, global resources, task synchronisation, multiprocessor systems, timing analysis, processor scheduling |
24 | Edward David Moreno Ordonez, Sergio Takeo Kofuji |
Performance evaluation of the fixed sequential prefetching on a bus-based multiprocessor: preliminary results. |
ISPAN |
1996 |
DBLP DOI BibTeX RDF |
fixed sequential prefetching, bus-based multiprocessor, sequential prefetching, OBL policy, performance evaluation, performance evaluation, Petri nets, Petri nets, shared memory systems, shared memory systems, cache storage, data prefetching |
24 | Xuemin Lin 0001, Simon Fox |
An effective parallelization of execution of multijoins in multiprocessor systems. |
ISPAN |
1996 |
DBLP DOI BibTeX RDF |
multijoins execution, synchronous execution strategy, processor allocation problem, inter-operator parallelization problem, parallelization, relational databases, multiprocessing systems, multiprocessor systems, processor scheduling |
24 | Victor B. Lortz, Kang G. Shin |
Semaphore Queue Priority Assignment for Real-Time Multiprocessor Synchronization. |
IEEE Trans. Software Eng. |
1995 |
DBLP DOI BibTeX RDF |
multiprocessor synchronization, concurrency control, Real-time scheduling, priority assignment |
24 | Cosimo Antonio Prete, Luigi M. Ricciardi, Gianpaolo Prina |
Reducing coherence-related overhead in multiprocessor systems. |
PDP |
1995 |
DBLP DOI BibTeX RDF |
coherence-related overhead, snooping protocol, shared copies, performance evaluation, caching, consistency, multiprocessing systems, multiprocessor systems, shared memory systems, concurrent processes |
24 | Gary S. H. Tan, Yong Meng Teo |
Experiences in simulating a declarative multiprocessor. |
Annual Simulation Symposium |
1995 |
DBLP DOI BibTeX RDF |
declarative multiprocessor simulation, declarative programming languages, Flagship parallel reduction machine, packet-based graph reduction model, executional units, timing characteristics, event-driven timing scheme, tightly-coupled processor-store pairs, performance evaluation, performance evaluation, parallel architectures, virtual machines, timing, parallel machines, synchronisation, synchronisation, parallel languages, functional languages, functional languages, functional simulator, parallel computer architectures, MIMD architecture, delta network |
24 | Apratim Purakayastha, Carla Schlatter Ellis, David Kotz, Nils Nieuwejaar, Michael L. Best |
Characterizing parallel file-access patterns on a large-scale multiprocessor. |
IPPS |
1995 |
DBLP DOI BibTeX RDF |
parallel file-access patterns, performance evaluation, parallel machines, workload, workloads, file organisation, parallel file systems, CM-5, parallel scientific applications, usage studies, large-scale multiprocessor |
24 | Bapiraju Vinnakota, Niraj K. Jha |
Design of Algorithm-Based Fault-Tolerant Multiprocessor Systems for Concurrent Error Detection and Fault Diagnosis. |
IEEE Trans. Parallel Distributed Syst. |
1994 |
DBLP DOI BibTeX RDF |
fault-tolerant multiprocessor systems, algorithm-basedmultiprocessor systems, algorithm-based faulttolerance, low-overhead system-level error detection, fault location scheme, ABFTsystems, design procedure, data element sharing, ABFT system design, reliability, fault diagnosis, fault tolerant computing, multiprocessing systems, fault location, system recovery, concurrent error detection, parallelarchitectures |
24 | Helmar Burkhart, Rudolf Eigenmann, Heinz Kindlimann, Michael Moser, Heinz Scholian |
The M3 Multiprocessor Laboratory. |
IEEE Trans. Parallel Distributed Syst. |
1993 |
DBLP DOI BibTeX RDF |
M/sup 3/ multiprocessor laboratory, integrated programming environment, softwaredevelopment cycle, parallel program, parallel programming, debugging, programming, programming environments, performance measurement, configuration |
24 | Chia Shen, Krithi Ramamritham, John A. Stankovic |
Resource Reclaiming in Multiprocessor Real-Time Systems. |
IEEE Trans. Parallel Distributed Syst. |
1993 |
DBLP DOI BibTeX RDF |
multiprocessor real-time systems, worst case computation times, resource reclaiming, scheduling, real-time systems, resource allocation, multiprocessing systems, real-time scheduling, deadline, local optimization, resource requirements, computationalcomplexity |
24 | Gilbert C. Sih, Edward A. Lee |
Declustering: A New Multiprocessor Scheduling Technique. |
IEEE Trans. Parallel Distributed Syst. |
1993 |
DBLP DOI BibTeX RDF |
acyclicprecedence graphs, scheduling, multiprocessing systems, contention, multiprocessor scheduling, interprocessor communication, declustering, graph-analysis, shared resource, scheduling heuristic, compile-time |
24 | Thin-Fong Tsuei, Mary K. Vernon |
A Multiprocessor Bus Design Model Validated by System Measurement. |
IEEE Trans. Parallel Distributed Syst. |
1992 |
DBLP DOI BibTeX RDF |
commercial multiprocessor bus, bus design, asynchronous memorywrite operations, in-order delivery, processor read requests, memoryresponses, outstanding processor requests, two-level hierarchical model, mean value analysis techniques, measured system performance, parallel program workloads, memory access characteristics, analytic queueing models, model tractability, detailed simulation, system design tradeoffs, parallel programming, formal verification, Markov chain, Markov processes, queueing theory, multiprocessing systems, queueing networks, system buses, priority scheduling, performanceevaluation, system measurement |
24 | Nayeem Islam, Roy H. Campbell |
Design Considerations for Shared Memory Multiprocessor Message Systems. |
IEEE Trans. Parallel Distributed Syst. |
1992 |
DBLP DOI BibTeX RDF |
comparative performance, message passing system designs, shared memory EncoreMultimax multiprocessor, example parallel applications, shared memorymachine results, Intel iPSC/2, NX/2 operating system, bufferorganization, value semantics, kernel space, memory caching, message sizes, synchronization, benchmarks, message passing, program testing, parallel machines, shared memory systems, design alternatives, parallelprogramming, copying, coordination strategy |
24 | Imadeldin O. Mahgoub, Ahmed K. Elmagarmid |
Performance Analysis of a Generalized Class of M-Level Hierarchical Multiprocessor Systems. |
IEEE Trans. Parallel Distributed Syst. |
1992 |
DBLP DOI BibTeX RDF |
hierarchical multiprocessor systems, system bandwidth, hierarchically nonuniform reference, local requests, m-level system, crossbar system, performance evaluation, performance analysis, probability, multiprocessing systems, multiprocessorinterconnection networks, memory modules, multiple-bus system |
24 | János Sztrik, Demetres D. Kouvatsos |
Asymptotic Analysis of a Heterogeneous Multiprocessor System in a Randomly Changing Environment. |
IEEE Trans. Software Eng. |
1991 |
DBLP DOI BibTeX RDF |
asymptotic queuing theoretic approach, heterogeneous multiprocessor computer system, randomly changing environment, stochastic times, random environment, service rates, busy period length, exponentially distributed random variable, steady-state performance measures, mean delay time, expected waiting time, performance evaluation, reliability, queueing theory, multiprocessing systems, stochastic processes, bus, system throughput, FCFS |
24 | Krithi Ramamritham, John A. Stankovic, Perng-Fei Shiah |
Efficient Scheduling Algorithms for Real-Time Multiprocessor Systems. |
IEEE Trans. Parallel Distributed Syst. |
1990 |
DBLP DOI BibTeX RDF |
real-time multiprocessor systems, worst-case computation times, partial schedule, scheduling, real-time systems, multiprocessing systems, scheduling algorithms, dynamic scheduling, deadlines, deadlines, resources requirements, feasible schedule, heuristic functions |
24 | Lionel M. Ni, Ching-Farn Eric Wu |
Design Tradeoffs for Process Scheduling in Shared Memory Multiprocessor Systems. |
IEEE Trans. Software Eng. |
1989 |
DBLP DOI BibTeX RDF |
hill climbing simulation, software bottleneck, monitor bottleneck, low process utilization, load imbalancing, memory requests, fixed monitor selection, supervisory programs, scheduling, performance evaluation, performance evaluation, multiprocessing systems, process scheduling, multiprocessing programs, shared memory multiprocessor systems |
24 | Ghassan Z. Qadah, Keki B. Irani |
The Join Alogorithms on a Shared-Memory Multiprocessor Database Machine. |
IEEE Trans. Software Eng. |
1988 |
DBLP DOI BibTeX RDF |
shared-memory multiprocessor database machine, performance evaluation, performance evaluation, parallel algorithms, parallel algorithms, parallel architectures, parallel architectures, relational databases, relational databases, special purpose computers, join algorithms |
23 | Ari Kulmala, Erno Salminen, Marko Hännikäinen, Timo D. Hämäläinen |
Evaluating SoC Network Performance in MPEG-4 Encoder. |
J. Signal Process. Syst. |
2009 |
DBLP DOI BibTeX RDF |
FPGA multiprocessor, Multiprocessor, System-on-chip, Network-on-chip, MPEG-4, MPSoC, On-chip interconnection |
23 | M. A. Sarwar, Alan D. George, David E. Collins |
Reliability Modeling of SCI Ring-Based Topologies. |
LCN |
2000 |
DBLP DOI BibTeX RDF |
SCI ring-based topologies, cluster interconnects, point-to-point ring-based interconnect, switched ring topologies, 1D k-ary n-cube switching fabrics, 2D k-ary n-cube switching fabrics, UltraSAN, single-ring system, redundant ring, fault tolerance, Petri nets, multiprocessor interconnection networks, network topology, reliability modeling, link failures, system buses, multiprocessor interconnects, scalable coherent interface |
23 | Rong-Yuh Hwang |
An Efficient Technique of Instruction Scheduling on a Superscalar-Based Mulprocessor. |
IPPS |
1997 |
DBLP DOI BibTeX RDF |
FLASH multiprocessor, block data transfer, multiple communication protocols, embedded protocol processor, protocol, shared memory, prefetching, cache storage, FLASH, cache coherence protocol, multiprocessor architecture, MAGIC |
23 | Jens Kargaard Madsen, Stephen I. Long |
A High-Speed Interconnect Network Using Ternary Logic. |
ISMVL |
1995 |
DBLP DOI BibTeX RDF |
high-speed interconnect network, STARI, delay differences, crossbar topology, LSI GaAs chips, MESFET process, multiprocessor interconnection networks, multiprocessor system, buffers, clock skew, ternary logic, ternary logic, point-to-point communication |
23 | Kelvin K. Yue, David J. Lilja |
Parameter estimation for a generalized parallel loop scheduling algorithm. |
HICSS (2) |
1995 |
DBLP DOI BibTeX RDF |
generalized parallel loop scheduling algorithm, strategy evolution, CS-2, FS-alt, chunk scheduling, genetic algorithms, genetic algorithm, scheduling, parallel algorithms, virtual machines, parameter estimation, parameter estimation, shared-memory multiprocessor, shared memory systems, factoring, program control structures, multiprocessor simulator |
23 | Sivaramakrishnan Venkatraman, Sharad C. Seth, Prathima Agrawal |
Parallel test generation with low communication overhead. |
VLSI Design |
1995 |
DBLP DOI BibTeX RDF |
parallel test generation, low communication overhead, dynamic search-space allocation strategy, Sequent multiprocessor, parallel algorithms, logic testing, Boolean functions, analytical model, combinational circuits, shared memory multiprocessor, shared memory systems, processor scheduling, software performance evaluation, boolean satisfiability, combinational logic, greedy heuristic |
23 | Ronald D. Fellman, Robert Grygiel, Isaac Chu |
The effect of preemptive queuing in a priority-based real-time network. |
ICECCS |
1995 |
DBLP DOI BibTeX RDF |
preemptive queuing, priority-based real-time network, real-time multiprocessor system, interprocessor communications network entrance, data buffering, simulations, performance evaluation, real-time systems, virtual machines, multiprocessor interconnection networks, queueing theory, packet switching, packet switches, performance improvement |
23 | Tsern-Huei Lee, Jin-Jye Chou |
Testing the Dynamic Full Access Property of a Class of Multistage Interconnection Networks. |
IEEE Trans. Parallel Distributed Syst. |
1994 |
DBLP DOI BibTeX RDF |
dynamic full access property, multistage interconnectionnetworks, faulty banyan networ, multiprocessor system reconfiguration, test procedure, faulty switching elements, fault tolerant computing, probability, multiprocessor interconnection networks, reconfigurable architectures, computer testing, network decomposition |
23 | Qing Yang 0001, George Thangadurai, Laxmi N. Bhuyan |
Design of an Adaptive Cache Coherence Protocol for Large Scale Multiprocessors. |
IEEE Trans. Parallel Distributed Syst. |
1992 |
DBLP DOI BibTeX RDF |
adaptive cache coherence protocol, cache-based multiprocessor, cache coherence scheme, memoryarchitecture, protocols, multiprocessor interconnection networks, multistage interconnection network, buffer storage, hierarchical network |
23 | Victor E. Mendia, Dilip Sarkar |
Optimal Broadcasting on the Star Graph. |
IEEE Trans. Parallel Distributed Syst. |
1992 |
DBLP DOI BibTeX RDF |
message broadcasting, all-to-all broadcasting algorithm, parallel algorithms, parallel algorithms, computational complexity, graph theory, multiprocessor interconnection network, multiprocessor interconnection networks, symmetry, optimal algorithm, star graph, one-to-all broadcasting, recursive partitioning, n-cube, faulttolerant |
23 | Shuo-Hsien Hsiao, C. Y. Roger Chen |
Performance Evaluation of Circuit Switched Multistage Interconnection Networks Using a Hold Strategy. |
IEEE Trans. Parallel Distributed Syst. |
1992 |
DBLP DOI BibTeX RDF |
message size, circuit switched multistage interconnection networks, hold strategy, processor-memory communications, processor processing time, closed queuing network model, performance evaluation, performance evaluation, multiprocessor interconnection networks, queueing theory, multiprocessor systems, switching theory, memory access |
23 | Ishfaq Ahmad, Arif Ghafoor |
Semi-Distributed Load Balancing For Massively Parallel Multicomputer Systems. |
IEEE Trans. Software Eng. |
1991 |
DBLP DOI BibTeX RDF |
massively parallel multicomputer systems, semidistributed approach, fully distributed approaches, two-level hierarchical control, independent symmetric regions, distance transitive graphs, scheduling points, fully distributed strategy, scheduling, distributed systems, computational complexity, load balancing, parallel architectures, multiprocessor interconnection networks, parallel machines, multiprocessor system, NP-complete problem, simulation study, interconnection structure, interconnection structures, state information, Hadamard matrix, combinatorial structure |
20 | Peter Sewell |
Memory, an elusive abstraction. |
ISMM |
2010 |
DBLP DOI BibTeX RDF |
semantics, relaxed memory models |
20 | Myoung-Jo Jung, Yeong Rak Seong, Cheol-Hoon Lee |
Optimal RM scheduling for simply periodic tasks on uniform multiprocessors. |
ICHIT |
2009 |
DBLP DOI BibTeX RDF |
|
20 | Gautam Altekar, Ion Stoica |
ODR: output-deterministic replay for multicore debugging. |
SOSP |
2009 |
DBLP DOI BibTeX RDF |
debugging, multicore, inference, deterministic replay |
20 | Hamid R. Arabnia |
A Scalable Network Topology for Medical Imaging. |
HPCC |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Nagesh B. Lakshminarayana, Hyesoon Kim |
Understanding performance, power and energy behavior in asymmetric multiprocessors. |
ICCD |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Björn B. Brandenburg, James H. Anderson |
A Comparison of the M-PCP, D-PCP, and FMLPon LITMUSRT. |
OPODIS |
2008 |
DBLP DOI BibTeX RDF |
|
20 | N. V. Bocharov |
Concurrent Programming Technologies and Techniques. |
Program. Comput. Softw. |
2003 |
DBLP DOI BibTeX RDF |
|
20 | Les Gasser, Kelvin Kakugawa |
MACE3J: fast flexible distributed simulation of large, large-grain multi-agent systems. |
AAMAS |
2002 |
DBLP DOI BibTeX RDF |
|
20 | Dilma Da Silva, Karsten Schwan, Greg Eisenhauer |
CTK: Configurable Object Abstractions for Multiprocessors. |
IEEE Trans. Software Eng. |
2001 |
DBLP DOI BibTeX RDF |
high-performance objects, object fragmentation, complex parallel programming, library operating systems, dynamic adaptation, Configurable systems |
20 | Riccardo Foschia, Thomas Rauber, Gudula Rünger |
Modeling the Communication Behavior of the Intel Paragon. |
MASCOTS |
1997 |
DBLP DOI BibTeX RDF |
|
20 | Diana Göhringer, Michael Hübner 0001, Michael Benz, Jürgen Becker 0001 |
A semi-automatic toolchain for reconfigurable multiprocessor systems-on-chip: architecture development and application partitioning (abstract only). |
FPGA |
2010 |
DBLP DOI BibTeX RDF |
designflow, toolchain, fpga, partitioning, reconfigurable computing, mpsoc, hardware/software co-design |
20 | Marco Ceriani, Fabrizio Ferrandi, Pier Luca Lanzi, Donatella Sciuto, Antonino Tumeo |
Multiprocessor systems-on-chip synthesis using multi-objective evolutionary computation. |
GECCO |
2010 |
DBLP DOI BibTeX RDF |
multi-objective evolution, systems-on-chip synthesis |
20 | Dongyoon Lee, Benjamin Wester, Kaushik Veeraraghavan, Satish Narayanasamy, Peter M. Chen, Jason Flinn |
Respec: efficient online multiprocessor replayvia speculation and external determinism. |
ASPLOS |
2010 |
DBLP DOI BibTeX RDF |
external determinism, speculative execution, replay |
20 | Khaled Z. Ibrahim, Smaïl Niar |
Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC. |
Trans. High Perform. Embed. Archit. Compil. |
2009 |
DBLP DOI BibTeX RDF |
|
20 | Marko Bertogna, Michele Cirinei, Giuseppe Lipari |
Schedulability Analysis of Global Scheduling Algorithms on Multiprocessor Platforms. |
IEEE Trans. Parallel Distributed Syst. |
2009 |
DBLP DOI BibTeX RDF |
|
20 | Bruno Girodias, Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha Aboulhamid, Pierre G. Paulin, Bruno Lavigueur |
Multiprocessor, Multithreading and Memory Optimization for On-Chip Multimedia Applications. |
J. Signal Process. Syst. |
2009 |
DBLP DOI BibTeX RDF |
Multiprocessors System on Chip (MPSoC), Optimizations, Multimedia, Parallelism, Memory, Multi-threading |
20 | Rong Deng, Changjun Jiang, Fei Yin |
Ant colony optimization for precedence-constrained heterogeneous multiprocessor assignment problem. |
GEC Summit |
2009 |
DBLP DOI BibTeX RDF |
precedence-constrained problems, ant colony optimization, heterogeneous environment, ant colony system, DAG scheduling |
20 | Pablo Montesinos, Matthew Hicks, Samuel T. King, Josep Torrellas |
Capo: a software-hardware interface for practical deterministic multiprocessor replay. |
ASPLOS |
2009 |
DBLP DOI BibTeX RDF |
capo, capoone, replay sphere, deterministic replay |
20 | Rodolfo Pellizzoni, Marco Caccamo |
M-CASH: A real-time resource reclaiming algorithm for multiprocessor platforms. |
Real Time Syst. |
2008 |
DBLP DOI BibTeX RDF |
Real-time resource reservation, Real-time scheduling, Symmetric multiprocessors |
20 | UmaMaheswari C. Devi, James H. Anderson |
Tardiness bounds under global EDF scheduling on a multiprocessor. |
Real Time Syst. |
2008 |
DBLP DOI BibTeX RDF |
Partitioning, Migrations, EDF, Preemptions, Soft real-time, Global scheduling, Tardiness |
20 | Keqin Li 0001 |
Performance Analysis of Power-Aware Task Scheduling Algorithms on Multiprocessor Computers with Dynamic Voltage and Speed. |
IEEE Trans. Parallel Distributed Syst. |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Ilya Issenin, Erik Brockmeyer, Bart Durinck, Nikil D. Dutt |
Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications. |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Antonino Tumeo, Marco Branca, Lorenzo Camerini, Marco Ceriani, Matteo Monchiero, Gianluca Palermo, Fabrizio Ferrandi, Donatella Sciuto |
A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications. |
DATE |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Madhura Purnaprajna, Christoph Puttmann, Mario Porrmann |
Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography. |
DATE |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Diana Göhringer, Michael Hübner 0001, Thomas Perschke, Jürgen Becker 0001 |
New dimensions for multiprocessor architectures: Ondemand heterogeneity, infrastructure and performance through reconfigurability - the RAMPSoC approach. |
FPL |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Alexander Klimm, Lars Braun, Jürgen Becker 0001 |
An adaptive and scalable multiprocessor system For Xilinx FPGAs using minimal sized processor cores. |
IPDPS |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Georgios-Grigorios Mplemenos, Ioannis Papaefstathiou |
MPLEM: An 80-processor FPGA Based Multiprocessor System. |
FCCM |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Jian (Denny) Lin, Albert Mo Kim Cheng |
Real-Time Task Assignment in Rechargeable Multiprocessor Systems. |
RTCSA |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Jude Angelo Ambrose, Sri Parameswaran, Aleksandar Ignjatovic |
MUTE-AES: a multiprocessor architecture to prevent power analysis based side channel attack of the AES algorithm. |
ICCAD |
2008 |
DBLP DOI BibTeX RDF |
|
20 | Lars Lundberg, Håkan Lennerstad |
Slack-based global multiprocessor scheduling of aperiodic tasks in parallel embedded real-time systems. |
AICCSA |
2008 |
DBLP DOI BibTeX RDF |
|
20 | George W. Dunlap, Dominic G. Lucchetti, Michael A. Fetterman, Peter M. Chen |
Execution replay of multiprocessor virtual machines. |
VEE |
2008 |
DBLP DOI BibTeX RDF |
ReVirt, direct memory access, execution replay, hardware page protections, virtual machines, multiprocessors, multithreading, determinism, Xen |
20 | Francesco Poletti, Antonio Poggiali, Davide Bertozzi, Luca Benini, Pol Marchal, Mirko Loghi, Massimo Poncino |
Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support. |
IEEE Trans. Computers |
2007 |
DBLP DOI BibTeX RDF |
embedded multimedia, low power, energy efficiency, MPSoCs, programming models, task-level parallelism |
20 | Liliana Cucu, Joël Goossens |
Feasibility intervals for multiprocessor fixed-priority scheduling of arbitrary deadline periodic systems. |
DATE |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Fawnizu Azmadi Hussin, Tomokazu Yoneda, Alex Orailoglu, Hideo Fujiwara |
Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses. |
ASP-DAC |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Lothar Thiele, Iuliana Bacivarov, Wolfgang Haid, Kai Huang 0001 |
Mapping Applications to Tiled Multiprocessor Embedded Systems. |
ACSD |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Hsin-Wen Wei, Yi-Hsiung Chao, Shun-Shii Lin, Kwei-Jay Lin, Wei-Kuan Shih |
Current Results on EDZL Scheduling for Multiprocessor Real-Time Systems. |
RTCSA |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Akira Yamawaki 0002, Masahiko Iwane |
An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip. |
ICPADS |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Yanhong Liu, Bharadwaj Veeravalli, Sivakumar Viswanathan |
Novel critical-path based low-energy scheduling algorithms for heterogeneous multiprocessor real-time embedded systems. |
ICPADS |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Changjiu Xian, Yung-Hsiang Lu, Zhiyuan Li 0001 |
Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time. |
DAC |
2007 |
DBLP DOI BibTeX RDF |
|
20 | Alaa R. Alameldeen, David A. Wood 0001 |
IPC Considered Harmful for Multiprocessor Workloads. |
IEEE Micro |
2006 |
DBLP DOI BibTeX RDF |
Instructions per cycle, multithreaded workloads, simulation, IPC |
20 | Pierre G. Paulin, Chuck Pilkington, Michel Langevin, Essaid Bensoudane, Damien Lyonnard, Olivier Benny, Bruno Lavigueur, David Lo 0002, Giovanni Beltrame, Vincent Gagné, Gabriela Nicolescu |
Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia. |
IEEE Trans. Very Large Scale Integr. Syst. |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Sanjoy K. Baruah, Nathan Fisher |
The Partitioned Multiprocessor Scheduling of Deadline-Constrained Sporadic Task Systems. |
IEEE Trans. Computers |
2006 |
DBLP DOI BibTeX RDF |
multiprocessors, resource augmentation, Sporadic tasks, partitioned scheduling |
20 | Shaoxiong Hua, Gang Qu 0001, Shuvra S. Bhattacharyya |
Energy-efficient embedded software implementation on multiprocessor system-on-chip with multiple voltages. |
ACM Trans. Embed. Comput. Syst. |
2006 |
DBLP DOI BibTeX RDF |
completion ratio, Energy minimization, hardware/software co-design, multi-processor, multiple voltage |
20 | Radu Marculescu, Ümit Y. Ogras, Nicholas H. Zamora |
Computation and communication refinement for multiprocessor SoC design: A system-level perspective. |
ACM Trans. Design Autom. Electr. Syst. |
2006 |
DBLP DOI BibTeX RDF |
communication, Embedded systems, performance analysis, prototype, Markov chains, systems-on-chip, networks-on-chip, traffic, energy optimization |
20 | Simone Borgio, Davide Bosisio, Fabrizio Ferrandi, Matteo Monchiero, Marco D. Santambrogio, Donatella Sciuto, Antonino Tumeo |
Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA. |
ICSAMOS |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Sanjoy K. Baruah, Nathan Fisher |
The Feasibility Analysis of Multiprocessor Real-Time Systems. |
ECRTS |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Wayne H. Wolf |
Multiprocessor Systems-on-Chips. |
ISVLSI |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Frédéric Pétrot, Alain Greiner, Pascal Gomez |
On Cache Coherency and Memory Consistency Issues in NoC Based Shared Memory Multiprocessor SoC Architectures. |
DSD |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Jörg-Christian Niemann, Christoph Puttmann, Mario Porrmann, Ulrich Rückert 0001 |
GigaNetIC - A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications. |
ARCS |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Wolfgang Heenes, Rolf Hoffmann, Johannes Jendrsczok |
A multiprocessor architecture for the massively parallel model GCA. |
IPDPS |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Riad Ben Mouhoub, Omar Hammami |
Multiprocessor on chip: beating the simulation wall through multiobjective design space exploration with direct execution. |
IPDPS |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Faezeh Montazeri, Mehdi Salmani Jelodar, S. Najmeh Fakhraie, Seid Mehdi Fakhraie |
Evolutionary Multiprocessor Task Scheduling. |
PARELEC |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Benaoumeur Senouci, Aimen Bouchhima, Frédéric Rousseau 0001, Frédéric Pétrot, Ahmed Amine Jerraya |
Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach". |
IEEE International Workshop on Rapid System Prototyping |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Milan Pastrnak, Peter H. N. de With, Jef L. van Meerbergen |
Realization of QoS management using negotiation algorithms for multiprocessor NoC. |
ISCAS |
2006 |
DBLP DOI BibTeX RDF |
|
20 | Wayne H. Wolf |
Design Challenges in Multiprocessor Systems-on-Chip. |
DIPES |
2006 |
DBLP DOI BibTeX RDF |
|
Displaying result #301 - #400 of 7713 (100 per page; Change: ) Pages: [ <<][ 1][ 2][ 3][ 4][ 5][ 6][ 7][ 8][ 9][ 10][ 11][ 12][ 13][ >>] |
|